Patent US4685197A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4685197A Expired / Lapsed US ⏱️ 0.0 years remaining

Fabricating a stacked capacitor

Assignee: Texas Instruments Inc
•
Filing: 1986-01-07
•
Granted: 1987-08-11
•
Expires: 2006-01-07
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract The present invention provides a structure and method for fabricating that structure which provides increased capacitance over the prior art while occupying a minimum of surface area of the integrated circuit. The present invention accomplishes this by interleaving multiple capacitor plates to provide increased capacitance while occupying the same surface area as a prior art capacitor providing a fraction of the capacitance provided by the present invention. The present invention is fabricated by providing a capacitor stack which includes interleaved plates of material which may be selectively etched and which is separated by appropriate dielectric material. One portion of the stack is masked while one set of the interleave plates is etched. The etched portion of the interleave plates is filled by a suitable dielectric and a contact is made to the remaining plates. A different portion of the stack is then exposed to an etch which etches the other set of interleave plates. The area etched away is then filled with a suitable dielectric and a contact is made to the unetched interleaved plates. Thus a fully interleaved capacitor is provided using relatively simple fabrication techniques while still providing increased capacitance.

Inventors

  • 👤 Howard L. Tigelaar
  • 👤 Bert R. Riemenschneider

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-26 21:39
CPC Classifications
H; H10; H10B; H10B12/00; H10B12/01; H10B12/02; H10B12/03; H10B12/30; H10D; H10D1/00; H10D1/60; H10D1/62; H10D1/66; H10D1/665; H10D1/68; Y; Y10; Y10T; Y10T29/00; Y10T29/43; Y10T29/435

Claims Analysis

Total Claims: 12
Claim 1
Independent Claim 158 words
A method for forming a capacitor comprising the steps of: providing a first plurality of conductive plates interleaved but insulated from a second plurality of conductive plates; masking a portion of said interleaved first and second pluralities of conductive plates; etching said first plurality of conductive plates where said conductive plates are exposed by said mask; filling the etched portion of said first plurality of conductive plates with a nonconductive material; masking said plurality of first and second conductive plates to expose a second portion of said plurality of first and second conductive plates; etching said second plurality of conductive plates where said conductive plates are exposed by said mask; filling said etched portion of said second plurality of conductive plates with a nonconductive material; providing a first electrical contact to said first plurality of conductive plates at said first portion; and providing a second electrical contact to said second plurality of conductive plates at said second portion.
Claim 2
Independent Claim 158 words
A method for forming a capacitor comprising the steps of: providing a first plurality of conductive plates interleaved but insulated from a second plurality of conductive plates; masking a portion of said interleaved first and second pluralities of conductive plates; etching said first plurality of conductive plates where said conductive plates are exposed by said mask; filling the etched portion of said first plurality of conductive plates with a nonconductive material; masking said plurality of first and second conductive plates to expose a second portion of said plurality of first and second conductive plates; etching said second plurality of conductive plates where said conductive plates are exposed by said mask; filling said etched portion of said second plurality of conductive plates with a nonconductive material; providing a first electrical contact to said first plurality of conductive plates at said first portion; and providing a second electrical contact to said second plurality of conductive plates at said second portion.
Claim 3
Dependent Claim 25 words
A process as in claim 1 wherein said first plurality of conductive plates comprise polycrystalline silicon and said second plurality of conductive plates comprise molybdenum.
Claim 4
Dependent Claim 28 words
A process as in claim 2 wherein said first plurality of plates is etched using hydroflouric acid and said second plurality of plates is etched using nitric acid.
Claim 5
Dependent Claim 24 words
A process as in claim 1 wherein said first plurality of conductive plates comprise aluminum and said second plurality of conductive plates comprise tungsten.
Claim 6
Dependent Claim 30 words
A process as in claim 2 wherein said first plurality of plates is etched using a chlorine plasma and said second plurality of plates is etched using a flourine plasma.
Claim 7
Independent Claim 167 words
A method for forming a capacitor comprising the steps of: forming a cavity in a substrate; forming in said cavity a first plurality of conductive plates interleaved but insulated from a second plurality of conductive plates: masking a portion of said interleaved first and second pluralities of conductive plates; etching said first plurality of conductive plates where said conductive plates are exposed by said mask; filling the etched portion of said first plurality of conductive plates with a nonconductive material; masking said plurality of first and second conductive plates to expose a second portion of said plurality of first and second conductive plates; etching said second plurality of conductive plates where said conductive plates are exposed by said mask; filling said etched portion of said second plurality of conductive plates with a nonconductive material; providing a first electrical contact to said first plurality of conductive plates at said first portion; and providing a second electrical contact to said second plurality of conductive plates at said second portion.
Claim 8
Independent Claim 167 words
A method for forming a capacitor comprising the steps of: forming a cavity in a substrate; forming in said cavity a first plurality of conductive plates interleaved but insulated from a second plurality of conductive plates: masking a portion of said interleaved first and second pluralities of conductive plates; etching said first plurality of conductive plates where said conductive plates are exposed by said mask; filling the etched portion of said first plurality of conductive plates with a nonconductive material; masking said plurality of first and second conductive plates to expose a second portion of said plurality of first and second conductive plates; etching said second plurality of conductive plates where said conductive plates are exposed by said mask; filling said etched portion of said second plurality of conductive plates with a nonconductive material; providing a first electrical contact to said first plurality of conductive plates at said first portion; and providing a second electrical contact to said second plurality of conductive plates at said second portion.
Claim 9
Dependent Claim 25 words
A process as in claim 6 wherein said first plurality of conductive plates comprise polycrystalline silicon and said second plurality of conductive plates comprise molybdenum.
Claim 10
Dependent Claim 28 words
A process as in claim 7 wherein said first plurality of plates is etched using hydroflouric acid and said second plurality of plates is etched using nitric acid.
Claim 11
Dependent Claim 24 words
A process as in claim 6 wherein said first plurality of conductive plates comprise aluminum and said second plurality of conductive plates comprise tungsten.
Claim 12
Dependent Claim 29 words
A process as in claim 9 wherein said first plurality of plates is etched using a chlorine plasma and said second plurality of plates is etched using flourine plasma.

References Cited (Backward Citations)

US4156249A Cited
US4460911A Cited
US4451841A Cited
DE2728928A1 Cited
JPS568871A Cited
JPS57112066A Cited
US4455568A Cited
US4441249A Cited
JPS5989450A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1990-08-10 1991-02-09 1991-08-11 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1994-08-10 1995-02-09 1995-08-11 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1998-08-10 1999-02-09 1999-08-11 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag