US4684972A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Non-volatile amorphous semiconductor memory device utilizing a forming voltage
Assignee: British Telecommunications PLC
•
Filing: 1985-06-24
•
Granted: 1987-08-04
•
Expires: 2005-06-24
Abstract
Abstract A semiconductor device comprising superimposed layers of p- and n-doped semiconducting material (e.g. silicon) and electrical contact means for applying an electrical potential across the superimposed layers is characterized in that the p- and n-doped layers are both of amorphous semiconducting mateial (e.g. silicon) and one of said layers is much more heavily doped than the other. Suitably the less heavily doped layer has a thickness which is not greater than 2 μm and the dopant concentration in the more heavily doped layer is one hundred or more times the dopant concentration of the less heavily doped layer. Preferably a third or quasi-intrinsic layer or substantially undoped amorphous semiconducting material (e.g. silicon) or electrically insulating material is applied to one of the doped layers between that layer and its electrical contact means. The device can be used as an electrically-programmable non-volatile semiconductor memory device.
Inventors
- 👤 Alan E. Owen
- 👤 Gerard Sarrabayrouse
- 👤 Peter G. LeComber
- 👤 Walter E. Spear
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 22:50
CPC Classifications
H; H10; H10D; H10D48/00; H10D48/30; H10D48/38; H10D48/381
Claims Analysis
Total Claims: 31
Claim 1
Independent Claim
96 words
A nonvolatile semiconductor memory device comprising a substrate, at least superimposed layers of p- and n-doped amorphous semiconductor material supported by the substrate, and electrical contact means for applying an electrical potential across the layers, said device being electrically formed to have a property of exhibiting at least two distinct conductance states of high and low conductance, respectively, at a predetermined range of applied voltages extending through zero volts and being repeatably switchable between said states by positive and negative switching voltages respectively of magnitude at least as great as given positive and negative threshold voltages.
Claim 2
Dependent Claim
96 words
A nonvolatile semiconductor memory device comprising a substrate, at least superimposed layers of p- and n-doped amorphous semiconductor material supported by the substrate, and electrical contact means for applying an electrical potential across the layers, said device being electrically formed to have a property of exhibiting at least two distinct conductance states of high and low conductance, respectively, at a predetermined range of applied voltages extending through zero volts and being repeatably switchable between said states by positive and negative switching voltages respectively of magnitude at least as great as given positive and negative threshold voltages.
Claim 3
Dependent Claim
21 words
A semiconductor device in accordance with claim 1 wherein said p- and n-doped amorphous semiconductor material comprises a tetrahedrally bonded material.
Claim 4
Dependent Claim
15 words
A semiconductor device as claimed in claim 2, in which the semiconductor material is silicon.
Claim 5
Dependent Claim
31 words
A semiconductor device as claimed in claim 1 wherein said device is electrically formed so that said layers of p- and n-doped amorphous semiconductor material exhibit said two distinct conductance states.
Claim 6
Dependent Claim
33 words
A semiconductor device as claimed in claim 1, 2 or 4, characterised in that one of the layers is less heavily doped and has a thickness which is not greater than 2 μm.
Claim 7
Dependent Claim
33 words
A semiconductor device as claimed in claim 1, 2 or 4, characterised in that the dopant concentration of one layer is one hundred or more times the dopant concentration of the other layer.
Claim 8
Dependent Claim
55 words
A semiconductor device as claimed in claim 1, 2 or 4, characterised in that one of the layers is less heavily doped and has an impurity concentration of the order of a few tens of parts per million and the more heavily doped layer has an impurity concentration of the order of 10 4 ppm.
Claim 9
Dependent Claim
54 words
A semiconductor device as claimed in claim 1, 2 or 4, characterised in that one of the layers is more heavily doped than any other of the layers and has a thickness in the range of 0.1 μm to 0.2 μm and the less heavily doped layer is between 4 and 10 times thicker.
Claim 10
Dependent Claim
60 words
A semiconductor device according to claim 1, 2 or 4, said layers and substrate comprising a laminated structure whose property results from the application of a forming voltage thereto, in its high conductance state said device having a resistance which is not more than one-thousandth of the resistance of the laminated structure prior to the application of said forming voltage.
Claim 11
Dependent Claim
51 words
A semiconductor device according to claim 1, 2 or 4 wherein the device embodies a laminated structure formed by the application of a forming voltage sufficient to convert it into a device switchable between two conductance states, said laminated structure prior to forming being characterized by having a single conductance state.
Claim 12
Dependent Claim
30 words
A semiconductor device according to claim 10 wherein said laminated structure is permanently changed from its prior single conductance state by said application of predetermined forming voltage across the layers.
Claim 13
Dependent Claim
41 words
A semiconductor device according to claim 1 or 4 wherein the semiconductor material is at least one material selected from the group consisting of silicon, germanium and a semiconducting compound of elements of Groups III and IV of the Periodic Table.
Claim 14
Dependent Claim
75 words
A semiconductor device according to claim 1, 2 or 4 wherein the device is switched from one conductance state to the other in response to an application of a positive switching voltage of magnitude at least as great as said positive threshold voltage across the layers and wherein further the conductance state is maintained until application of a negative switching voltage of magnitude at least as great as said negative threshhold voltage across the layers.
Claim 15
Dependent Claim
89 words
A semiconductor device according to claim 13 wherein the device is operable to switch from the high conductance state to the low conductance state in response to the application of a predetermined negative switching voltage of magnitude at least as great as said negative threshold voltage across the layers and is operable to switch from the low conductance state to the high conductance state in response to the application of a predetermined positive switching voltage of magnitude at least as great as said positive threshhold voltage across the layers.
Claim 16
Dependent Claim
45 words
A semiconductor device as claimed in claim 1, 2 or 4 comprising a third layer of substantially undoped amorphous semiconductor material capable of being doped p or n type applied to one of the doped layers between the doped layer and its electrical contact means.
Claim 17
Dependent Claim
118 words
A nonvolatile semiconductor memory device comprising a substrate, superimposed layers of p- and n-doped amorphous semiconductor material supported by the substrate, a third layer of substantially undoped amorphous semiconductor material capable of being doped n or p type applied to one of the doped layers and electrical contact means for applying an electrical potential across the layers, said device being electrically formed to have the property of exhibiting at least two distinct conductance states of high and low conductance, respectively, at a predetermined range of applied voltages extending through zero volts and being repeatably switchable between said states by positive and negative switching voltages respectively of magnitude at least as great as given positive and negative threshhold voltages.
Claim 18
Dependent Claim
118 words
A nonvolatile semiconductor memory device comprising a substrate, superimposed layers of p- and n-doped amorphous semiconductor material supported by the substrate, a third layer of substantially undoped amorphous semiconductor material capable of being doped n or p type applied to one of the doped layers and electrical contact means for applying an electrical potential across the layers, said device being electrically formed to have the property of exhibiting at least two distinct conductance states of high and low conductance, respectively, at a predetermined range of applied voltages extending through zero volts and being repeatably switchable between said states by positive and negative switching voltages respectively of magnitude at least as great as given positive and negative threshhold voltages.
Claim 19
Dependent Claim
17 words
A semiconductor device as claimed in claim 16 wherein each of said layers comprises tetrahedrally bonded material.
Claim 20
Dependent Claim
15 words
A semiconductor device as claimed in claim 17, in which the semiconductor material is silicon.
Claim 21
Dependent Claim
40 words
A semiconductor device as claimed in claim 16 wherein said device is electrically formed so that said layers of p- and n-doped amorphous semiconductor material and said layer of substantially undoped amorphous semiconductor material exhibit said two distinct conductance states.
Claim 22
Dependent Claim
34 words
A semiconductor device as claimed in claim 16, 17 or 19, characterised in that one of the doped layers is less heavily doped and has a thickness which is not greater than 2 μm.
Claim 23
Dependent Claim
37 words
A semiconductor device as claimed in claim 16, 17 or 19 characterised in that the dopant concentration of one of the doped layers is one hundred or more times the dopant concentration of the other doped layer.
Claim 24
Dependent Claim
56 words
A semiconductor device as claimed in claim 16, 17 or 19, characterised in that one of the doped layers is less heavily doped and has an impurity concentration of the order of a few tens of parts per million and the more heavily doped layer has an impurity concentration of the order of 10 4 ppm.
Claim 25
Dependent Claim
55 words
A semiconductor device as claimed in claim 16, 17 or 19, characterised in that one of the doped layers is more heavily doped than any other of the layers and has a thickness in the range of 0.1 μm to 0.2 μm and the less heavily doped layer is between 4 and 10 times thicker.
Claim 26
Dependent Claim
60 words
A semiconductor device according to claim 16, 17 or 19, said layers and substrate comprising a laminated structure whose property results from the application of a forming voltage thereto, in its high conductance state said device having a resistance which is not more than one-thousandth of the resistance of the laminated structure prior to the application of said forming voltage.
Claim 27
Dependent Claim
51 words
A semiconductor device according to claim 16, 17 or 19 wherein the device embodies a laminated structure formed by the application of a forming voltage sufficient to convert it into a device switchable between two conductance states, said laminated structure prior to forming being characterized by having a single conductance state.
Claim 28
Dependent Claim
31 words
A semiconductor device according to claim 25 wherein said laminated structure is permanently changed from its prior single conductance state by said application of a predetermined forming voltage across the layers.
Claim 29
Dependent Claim
40 words
A semiconductor device according to claim 16 or 19 wherein the semiconductor material is at least one material selected from the group consisting of silicon, germanium and semiconducting compound of elements of Groups III and IV of the Periodic Table.
Claim 30
Dependent Claim
76 words
A semiconductor device according to claim 16, 17 or 19 wherein the device is switched from one conductance state to the other in response to an application of a positive switching voltage of magnitude at least as great as said positive threshold voltage across the layers and wherein further the selected conductance state is maintained until application of a negative switching voltage of magnitude at least as great as said negative threshhold voltage across the layers.
Claim 31
Dependent Claim
89 words
A semiconductor device according to claim 28 wherein the device is operable to switch from the high conductance state to the low conductance state in response to the application of a predetermined negative switching voltage of magnitude at least as great as said negative threshold voltage across the layers and is operable to switch from the low conductance state to the high conductance state in response to the application of a predetermined positive switching voltage of magnitude at least as great as said positive threshhold voltage across the layers.
References Cited (Backward Citations)
DE1231824B
Cited
US3571672A
Cited
US3571670A
Cited
US3796931A
Cited
US3571873A
Cited
GB1300528A
Cited
US3740620A
Cited
US3758797A
Cited
GB1365598A
Cited
US3761896A
Cited
US4064521A
Cited
US4177474A
Cited
US4203123A
Cited
DE3000905A1
Cited
GB2034518A
Cited
US4226643A
Cited
DE3036869A1
Cited
US4455495A
Cited
GB2066566A
Cited
US4464415A
Cited
JPH113296A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1990-08-03 | 1991-02-02 | 1991-08-04 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1994-08-03 | 1995-02-02 | 1995-08-04 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1998-08-03 | 1999-02-02 | 1999-08-04 | $7700.00 | Window Closed / Lapsed |