Patent US1986499A successfully refreshed from Google Patents.
Patent US4683483A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4683483A Expired / Lapsed US ⏱️ 0.0 years remaining

Subsurface zener diode and method of making

Assignee: Texas Instruments Tucson Corp
•
Filing: 1986-05-05
•
Granted: 1987-07-28
•
Expires: 2006-05-05
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A subsurface zener diode is formed in an N - epitaxial region formed on a P type substrate. The N - epitaxial region is isolated by a P + isolation region. An N + buried layer region is disposed between a portion of the N - epitaxial region and the P type substrate. A first P + region is formed in the middle of the N - epitaxial region at the same time as the P + isolation regions. Second and third adjacent P + regions also are formed in the N - epitaxial region adjacent to and slightly overlapping the first P + region, all three P + regions terminating at the N + buried layer. An N + region, formed during an emitter diffusion operation, has first and second opposed edges centered within the overlapping portions of the first, second, and third P + regions. Two other opposed edges of the N + region extend beyond the other edges of the first P + region, forming N +N - contacts to the N - epitaxial region, enabling it to be reverse biased without an additional N + contact region and a corresponding metal conductor. Masking alignment tolerances in the direction of the N + N - overlap are eased, increasing overall processing yields.

Inventors

  • 👤 Stephen R. Burnham
  • 👤 William J. Lillis

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-07 13:22
CPC Classifications
H; H10; H10D; H10D8/00; H10D8/20; H10D8/25; Y; Y10; Y10S; Y10S438/00; Y10S438/983

Claims Analysis

Total Claims: 10
Claim 1
Independent Claim 230 words
A subsurface zener diode including: (a) a P type substrate; (b) a lightly doped N type region on the P type substrate; (c) means for electrically isolating the N type region from any other lighly doped N type region on the P type substrate; (d) a heavily doped first P type region disposed in the lightly doped N type region and having a relatively heavily doped inner portion and a relatively lightly doped laterally outdiffused peripheral portion; (e) a second P type region disposed in the lightly doped N type region and having a lightly doped peripheral portion, at least a part of which overlaps a portion of the lightly doped laterally outdiffused peripheral portion of the first P type region; (f) a heavily doped N type region disposed partly in the first P type region and having a peripheral portion including a first peripheral portion, the first peripheral portion being centrally located entirely in the lightly doped laterally outdiffused peripheral portion of the first P type region and the lighlty doped peripheral portion of the second P type region, wherey no peripheral portion of the heavily doped N + region is disposed in P type semiconductor material that is more heavily doped than P type semiconductor material adjacent to a subsurface portion of the PN junction between the heavily doped N + region and the first P type region.
Claim 2
Dependent Claim 230 words
A subsurface zener diode including: (a) a P type substrate; (b) a lightly doped N type region on the P type substrate; (c) means for electrically isolating the N type region from any other lighly doped N type region on the P type substrate; (d) a heavily doped first P type region disposed in the lightly doped N type region and having a relatively heavily doped inner portion and a relatively lightly doped laterally outdiffused peripheral portion; (e) a second P type region disposed in the lightly doped N type region and having a lightly doped peripheral portion, at least a part of which overlaps a portion of the lightly doped laterally outdiffused peripheral portion of the first P type region; (f) a heavily doped N type region disposed partly in the first P type region and having a peripheral portion including a first peripheral portion, the first peripheral portion being centrally located entirely in the lightly doped laterally outdiffused peripheral portion of the first P type region and the lighlty doped peripheral portion of the second P type region, wherey no peripheral portion of the heavily doped N + region is disposed in P type semiconductor material that is more heavily doped than P type semiconductor material adjacent to a subsurface portion of the PN junction between the heavily doped N + region and the first P type region.
Claim 3
Dependent Claim 37 words
The subsurface zener diode of claim 1 wherein the isolating means includes a heavily doped P type isolation diffusion region extending from an upper surface of the lightly doped N type region to the P type substrate.
Claim 4
Dependent Claim 89 words
The substrate zener diode of claim 2 including a heavily doped N type buried layer region disposed between an approximately centered portion of the lightly doped N type region and the P type substrate, wherein the heavily doped first P type region has a P type doping profile essentially identical to the doping profile of the heavily doped P type isolation diffusion region and extends from the upper surface of the lightly doped N type region to an upper surface of the heavily doped N type buried layer region.
Claim 5
Dependent Claim 85 words
The subsurface zener diode of claim 3 including a third P type region disposed in the lightly doped N type region and having a lightly doped peripheral portion, a part of which overlaps a portion of the lightly doped laterally outdiffused peripheral portion of the first P type region and having a P type doping profile that is essentially similar to that of the first P type region, an edge portion of the heavily doped N type region being centrally located in that overlapping portion.
Claim 6
Dependent Claim 46 words
The subsurface zener diode of claim 4 including a metal cathode conductor electrically connected to the heavily doped N type region, a first anode conductor electrically connected to the second P type region and a second anode conductor electrically connected to the third P type region.
Claim 7
Dependent Claim 64 words
The subsurface zener diode of claim 1 wherein the heavily doped N type region consists of the first peripheral portion and a second peripheral portion, the second peripheral portion being located in the lightly doped N type region and forming a low resistance electrical contact that biases the lightly doped N type region at the same potential as the heavily doped N - region.
Claim 8
Dependent Claim 217 words
A subsurface zener diode including: (a) a substrate; (b) a lightly doped first region of a first impurity type on the substrate; (c) means for electrically isolating the first region from any other region of the substrate; (d) a heavily doped second region of a second impurity type disposed in the first region and having a relatively heavily doped inner portion and a relatively lightly doped laterally outdiffused peripheral portion; (e) a third region of the second impurity type disposed in the first region and having a lightly doped peripheral portion, at least a part of which overlaps a portion of the lightly doped laterally outdiffused peripheral portion of the second region; (f) a heavily doped fourth region of the first impurity type disposed in the second region and having a peripheral portion including a first peripheral portion, the first peripheral portion being entirely centrally located in a region containing the lightly doped laterally outdiffused peripheral portion of the second region and the lightly doped peripheral portion of the third region, wherey no peripheral portion of the heavily doped fourth region is disposed in second impurity type semiconductor material that is more heavily doped than second impurity type semiconductor material adjacent to a subsurface portion of the PN junction between the fourth region and the second region.
Claim 9
Dependent Claim 217 words
A subsurface zener diode including: (a) a substrate; (b) a lightly doped first region of a first impurity type on the substrate; (c) means for electrically isolating the first region from any other region of the substrate; (d) a heavily doped second region of a second impurity type disposed in the first region and having a relatively heavily doped inner portion and a relatively lightly doped laterally outdiffused peripheral portion; (e) a third region of the second impurity type disposed in the first region and having a lightly doped peripheral portion, at least a part of which overlaps a portion of the lightly doped laterally outdiffused peripheral portion of the second region; (f) a heavily doped fourth region of the first impurity type disposed in the second region and having a peripheral portion including a first peripheral portion, the first peripheral portion being entirely centrally located in a region containing the lightly doped laterally outdiffused peripheral portion of the second region and the lightly doped peripheral portion of the third region, wherey no peripheral portion of the heavily doped fourth region is disposed in second impurity type semiconductor material that is more heavily doped than second impurity type semiconductor material adjacent to a subsurface portion of the PN junction between the fourth region and the second region.
Claim 10
Dependent Claim 59 words
The subsurface zener diode of claim 7 wherein the heavily doped fourth region of the first impurity type consists of the first peripheral portion and a second peripheral portion, the second peripheral portion being located in the first region and forming a low resistance electrical contact that biases the first region at the same potential as the fourth region.

References Cited (Backward Citations)

US3881179A Cited
DE2257823A1 Cited
US4127859A Cited
US4136349A Cited
US4213806A Cited
EP0082331A2 Cited
GB2130792A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1990-07-27 1991-01-26 1991-07-28 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1994-07-27 1995-01-26 1995-07-28 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1998-07-27 1999-01-26 1999-07-28 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag