US4680487A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Input/output port including auxiliary low-power transistors
Assignee: Ricoh Co Ltd
•
Filing: 1986-08-19
•
Granted: 1987-07-14
•
Expires: 2006-08-19
Abstract
Abstract A input/output port for use in a device such as a central processing unit includes a common input/output terminal which serves as an input terminal when the port is set in a data input mode and as an output terminal when the port is set in a data output mode. The common terminal is connected to the junction between a pair of transistors connected in series between a high voltage source and ground. Also provided is a third transistor having a lower capability or power than the pair of first and second transistors and connected between the high voltage source and the common terminal. During data output mode, the pair of first and second transistors is turned on and off in a complementary fashion in accordance with data to be output. During data input mode, the pair of first and second transistors is maintained turned off and the third transistor is set either turned off or turned on.
Inventors
- 👤 Mikio Kobayashi
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 04:05
CPC Classifications
G; G06; G06F; G06F13/00; G06F13/38; G06F13/40; G06F13/4063; G06F13/4068; G06F13/4072
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
203 words
An input/output port selectively having a data input mode and a data output mode, comprising: a common input/output terminal for receiving or supplying data from or to an external device; a pair of first and second transistors connected in series between a first voltage source and a second voltage source which is lower in voltage level than said first voltage source, a junction between said pair of first and second transistors being connected to said common input/output terminal; a third transistor lower in power than said pair of first and second transistors and connected between said first voltage source and said common input/output terminal; first control means for controlling said pair of first and second transistors such that said pair of first and second transistors are turned on and off in a complementary fashion in accordance with data to be output when said port is set in the data output mode; and second control means for controlling said pair of first and second transistors and also said third transistor such that said pair of first and second transistors are maintained turned off and said third transistor is set either turned off or on when said port is set in the data input mode.
Claim 2
Dependent Claim
203 words
An input/output port selectively having a data input mode and a data output mode, comprising: a common input/output terminal for receiving or supplying data from or to an external device; a pair of first and second transistors connected in series between a first voltage source and a second voltage source which is lower in voltage level than said first voltage source, a junction between said pair of first and second transistors being connected to said common input/output terminal; a third transistor lower in power than said pair of first and second transistors and connected between said first voltage source and said common input/output terminal; first control means for controlling said pair of first and second transistors such that said pair of first and second transistors are turned on and off in a complementary fashion in accordance with data to be output when said port is set in the data output mode; and second control means for controlling said pair of first and second transistors and also said third transistor such that said pair of first and second transistors are maintained turned off and said third transistor is set either turned off or on when said port is set in the data input mode.
Claim 3
Dependent Claim
68 words
The port of claim 1 further comprising a fourth transistor connected between said common input/output terminal and said second voltage source, whereby said fourth transistor is controlled to be turned on and off in a complementary fashion together with said third transistor when said port is set in the data output mode and to be maintained turned off when said port is set in the data input mode.
Claim 4
Dependent Claim
22 words
The port of claim 2 wherein said fourth transistor is also lower in power than said pair of first and second transistors.
Claim 5
Dependent Claim
19 words
The port of claim 3 wherein each of said first through fourth transistors is comprised of a MOS transistor.
Claim 6
Dependent Claim
25 words
The port of claim 4 wherein said first and third transistors are P-channel MOS transistors and said second and fourth transistors are N-channel MOS transistors.
Claim 7
Dependent Claim
22 words
The port of claim 5 wherein said first voltage source is a high voltage source and said second voltage source is ground.
References Cited (Backward Citations)
US4306163A
Cited
US4301383A
Cited
US4353104A
Cited
US4479067A
Cited
US4523106A
Cited
US4591742A
Cited
US4465945A
Cited
US4581551A
Cited
US4621208A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1990-07-13 | 1991-01-12 | 1991-07-14 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1994-07-13 | 1995-01-12 | 1995-07-14 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1998-07-13 | 1999-01-12 | 1999-07-14 | $7700.00 | Window Closed / Lapsed |