US4621208A
Expired / Lapsed
US
⏱️ 0.0 years remaining
CMOS output buffer
Assignee: STMicroelectronics lnc USA
•
Filing: 1984-09-06
•
Granted: 1986-11-04
•
Expires: 2004-09-06
Abstract
Abstract A synchronizing buffer arrangement for a CMOS memory with output drive transistors receiving one of a pair of input data signals, and being subject to the pull-up and pull-down support of the other of said data signals.
Inventors
- 👤 Hiep Van Tran
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 22:34
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/02; H03K19/08; H03K19/094; H03K19/0008; H03K19/0016; H03K19/01; H03K19/017; H03K19/01707; H03K19/01721; H03K19/09425; H03K19/09429
Claims Analysis
Total Claims: 4
Claim 1
Independent Claim
225 words
A complementary drive circuit comprising: means supplying a pair of complementary signals, first and second NAND circuits, first and second NOR circuits, one of the complementary signals being applied as an input to each of the first NAND and first NOR circuits, the other of the complementary signals being applied as an input to each of the second NAND and second NOR circuits, means supplying an enable pulse as an input to each of the first and second NAND circuits and its complement to each of the first and second NOR circuits, first and second complementary serially connected output drive transistors, the output of the first NAND circuit being supplied as the input to the first drive transistor, and the output of the first NOR circuit being supplied as the input to the second drive transistor, a pair of pull-up transistors, and a pair of pull down transistors, the first of each being associated with the first output transistor and the second of each with the second output transistor, the output of the second NAND circuit being supplied as the input to each of the pull up transistors and the output of the second NOR circuit being supplied on the input to each of the pull down transistors, and means for obtaining the output signal from the node between the serially connected output drive transistors.
Claim 2
Dependent Claim
225 words
A complementary drive circuit comprising: means supplying a pair of complementary signals, first and second NAND circuits, first and second NOR circuits, one of the complementary signals being applied as an input to each of the first NAND and first NOR circuits, the other of the complementary signals being applied as an input to each of the second NAND and second NOR circuits, means supplying an enable pulse as an input to each of the first and second NAND circuits and its complement to each of the first and second NOR circuits, first and second complementary serially connected output drive transistors, the output of the first NAND circuit being supplied as the input to the first drive transistor, and the output of the first NOR circuit being supplied as the input to the second drive transistor, a pair of pull-up transistors, and a pair of pull down transistors, the first of each being associated with the first output transistor and the second of each with the second output transistor, the output of the second NAND circuit being supplied as the input to each of the pull up transistors and the output of the second NOR circuit being supplied on the input to each of the pull down transistors, and means for obtaining the output signal from the node between the serially connected output drive transistors.
Claim 3
Dependent Claim
21 words
The complementary driver circuit of claim 1 in which each of the NAND and NOR circuits are of the CMOS type.
Claim 4
Dependent Claim
40 words
The complementary circuit of claim 1 in which the first and second NAND circuits and the first and second NOR circuits cooperate to provide that each of the complementary inputs to the first and second output transistors are in synchronism.
References Cited (Backward Citations)
US4280065A
Cited
US4300213A
Cited
US4363978A
Cited
JPS57154942A
Cited
JPS57181231A
Cited
US4491749A
Cited
JPS58209225A
Cited
US4540904A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1989-11-03 | 1990-05-05 | 1990-11-04 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1993-11-03 | 1994-05-05 | 1994-11-04 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1997-11-03 | 1998-05-05 | 1998-11-04 | $7700.00 | Window Closed / Lapsed |