← Back to Patent Explorer
US4673593A Expired / Lapsed US ⏱️ 0.0 years remaining

Process for forming an ohmic electrode on a p-type III-V compound semiconductor

Assignee: Sumitomo Electric Industries Ltd
•
Filing: 1985-03-04
•
Granted: 1987-06-16
•
Expires: 2005-03-04
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A semiconductor device having an ohmic electrode which has formed on the surface of a p-type III-V compound semiconductor an assembly of a first Ti layer, a second Zn layer, a third metal layer made of one element selected from among Pt, Mo, W and Cr, and a fourth Au layer is disclosed. A process for producing such semiconductor device is also disclosed. The present invention provides a novel ohmic electrode having a low contact resistance comparable to that of a conventional electrode formed by deposition of successive Au, Zn and Au layers. The novel electrode also has the advantage of another conventional electrode wherein the Au electromigration is held to a minimum by forming an assembly of a Ti layer, a metal layer made of an element selected from among Pt, Mo, W and Cr, and an Au layer.

Inventors

  • 👤 Takeshi Himoto

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-06 02:38
CPC Classifications
H; H10; H10D; H10D62/00; H10D62/80; H10D62/85; H10D64/00; H10D64/01; H10D64/011; H10D64/0116; H10D64/60; H10D64/62; H10D62/852

Claims Analysis

Total Claims: 3
Claim 1
Independent Claim 119 words
A process for producing a semiconductor device comprising the following steps: forming on surface of a p-type III-V compound semiconductor in sequence a first ti layer having a thickness of less than 100 Å, a second Zn layer, a third metal layer made of one element selected from the group consisting of Pt, Mo, W and Cr, and a fourth Au layer; heat-treating the assembly either in a gaseous atmosphere made of H 2 , N 2 , Ar or a mixture thereof or in a vacuum so that Zn in the second layer penetrates through the first Ti layer to reach the surface of the semiconductor, thereby forming a layer of an alloy of said semiconductor with Zn.
Claim 2
Dependent Claim 119 words
A process for producing a semiconductor device comprising the following steps: forming on surface of a p-type III-V compound semiconductor in sequence a first ti layer having a thickness of less than 100 Å, a second Zn layer, a third metal layer made of one element selected from the group consisting of Pt, Mo, W and Cr, and a fourth Au layer; heat-treating the assembly either in a gaseous atmosphere made of H 2 , N 2 , Ar or a mixture thereof or in a vacuum so that Zn in the second layer penetrates through the first Ti layer to reach the surface of the semiconductor, thereby forming a layer of an alloy of said semiconductor with Zn.
Claim 3
Dependent Claim 23 words
A process for producing a semiconductor device as claimed in claim 1, wherein said first Ti layer has a thickness of approximately Å.

References Cited (Backward Citations)

US3987480A Cited
JPS5532213A Cited
US4414561A Cited
JPS55120132A Cited
US4395727A Cited
JPS599965A Cited
US4471005A Cited
US4510514A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1990-06-15 1990-12-15 1991-06-16 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1994-06-15 1994-12-15 1995-06-16 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1998-06-15 1998-12-15 1999-06-16 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag