US4645953A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Current source which saves power in programmable logic array circuitry
Assignee: Lattice Semiconductor Corp
•
Filing: 1984-07-03
•
Granted: 1987-02-24
•
Expires: 2004-07-03
Abstract
Abstract A current source for powering programmable arrays which provides means of eliminating the current supplied to portions of the array which are unimportant to the boolean arithmetic equation which the programmable array is programmed to model. The circuit includes fusible links (33-1 through 33-M) between the current source and portions of the circuit which may be unnecessary. Also included is means of opening (13-1 through 13-M) the fusible links (33-1 through 33-M) which connect the current source with the elements of the programmable array which may be unnecessary, thereby saving the power used to generate the current which would have been wasted in driving the unnecessary portions of the programmable array.
Inventors
- 👤 Sing Y. Wong
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-25 22:20
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/0008; H03K19/001; H03K19/02; H03K19/173; H03K19/177; H03K19/17704; H03K19/17708
Claims Analysis
Total Claims: 21
Claim 1
Independent Claim
61 words
A programmable logic array circuit comprising: a plurality of input terminals for receiving a plurality of input signals; product term means having a product output lead for providing an output signal in response to said plurality of input signals; a current source for providing current to said product term means; and disable means for selectively and permanently disabling said current source.
Claim 2
Dependent Claim
61 words
A programmable logic array circuit comprising: a plurality of input terminals for receiving a plurality of input signals; product term means having a product output lead for providing an output signal in response to said plurality of input signals; a current source for providing current to said product term means; and disable means for selectively and permanently disabling said current source.
Claim 3
Dependent Claim
28 words
A programmable logic array circuit as in claim 1 wherein said disable means comprises a programmable element which specifies when said current source is to be permanently disabled.
Claim 4
Dependent Claim
16 words
A programmable logic array circuit as in claim 2 wherein said programmable element is a fuse.
Claim 5
Dependent Claim
68 words
A programmable logic array circuit as in claim 1 wherein said product term means comprises: a product logic gate having a plurality of input leads for receiving said plurality of input signals, and an output lead serving as said product output lead, wherein said logic gate comprises one or more gates selected from the group of gates consisting of inverters, AND, NAND, OR, NOR, Exclusive-OR, and Exclusive-NOR gates.
Claim 6
Dependent Claim
90 words
A programmable logic array circuit as in claim 4 wherein said product logic gate comprises: a plurality of product input programming means, each uniquely associated with an input lead of said product logic gate, wherein, when a product input programming means is in a first state, said associated input lead of said product logic gate is disconnected from said product logic gate, and wherein, when said product input programming means is in a second state, said associated input lead of said product logic gate is connected to said logic gate.
Claim 7
Dependent Claim
51 words
A programmable logic array circuit as in claim 1 wherein said current source comprises: a transistor having a control input lead, a first current handling lead for providing current, and a second current handling terminal connected to a reference potential; and a bias voltage source connected to said control input lead.
Claim 8
Dependent Claim
99 words
A programmable logic array circuit as in claim 1 wherein said current source comprises: a transistor having a control input lead, a first current handling lead for providing current, and a second current handling terminal connected to a reference potential; a bias voltage source having an output lead; and current limiting means having a first lead connected to said control input lead and a second lead connected to said output lead of said bias voltage source, wherein said current limiting means limits the current supplied to said control input lead of said transistor when said current source is disabled.
Claim 9
Dependent Claim
27 words
A programmable logic array circuit as in claim 1 wherein said disable means comprises a programmable element connected between said current source and said product term means.
Claim 10
Dependent Claim
16 words
A programmable logic array circuit as in claim 8 wherein said programmable element comprises a fuse.
Claim 11
Dependent Claim
143 words
A programmable logic array circuit comprising: a plurality of input terminals for receiving a plurality of input signals; a plurality of M product term means, where M is a positive integer, each having a product output lead for providing an output signal in response to said plurality of input signals; a logic gate having a plurality of M input leads each uniquely connected to one of said product output leads, and having an output lead serving as an output terminal; a plurality of M current source means, each for providing current to an associated one of said product term means; and a plurality of M disable means, each uniquely associated with one of said M current source means, each of said disable means capable of selectively disabling its associated current source and thereby effectively disconnecting said product output lead from said logic gate.
Claim 12
Dependent Claim
143 words
A programmable logic array circuit comprising: a plurality of input terminals for receiving a plurality of input signals; a plurality of M product term means, where M is a positive integer, each having a product output lead for providing an output signal in response to said plurality of input signals; a logic gate having a plurality of M input leads each uniquely connected to one of said product output leads, and having an output lead serving as an output terminal; a plurality of M current source means, each for providing current to an associated one of said product term means; and a plurality of M disable means, each uniquely associated with one of said M current source means, each of said disable means capable of selectively disabling its associated current source and thereby effectively disconnecting said product output lead from said logic gate.
Claim 13
Dependent Claim
29 words
A programmable logic array circuit as in claim 10 wherein each said disable means comprises a programmable element which specifies when its associated current source is to be disabled.
Claim 14
Dependent Claim
16 words
A programmable logic array circuit as in claim 11 wherein said programmable element is a fuse.
Claim 15
Dependent Claim
35 words
A programmable logic array circuit as in claim 10 wherein said logic gate comprises one or more gates selected from the group of gates consisting of inverters, AND, NAND, OR, NOR, Exclusive-OR, and Exclusive-NOR gates.
Claim 16
Dependent Claim
68 words
A programmable logic array circuit as in claim 10 wherein said product term means comprises: a product logic gate having a plurality of input leads for receiving said plurality of input signals, and an output lead serving as said product output lead, wherein said logic gate comprising one or more gates selected from the group of gates consisting of inverters, AND, NAND, OR, NOR, Exclusive-OR, and Exclusive-NOR gates.
Claim 17
Dependent Claim
91 words
A programmable logic array circuit as in claim 14 wherein each said product logic gate comprises: a plurality of product input programming means, each uniquely associated with an input lead of said product logic gate, wherein when said product input programming means is in a first state, said associated input lead of said product logic gate is disconnected from said product logic gate, and where, when said product input programming means is in a second state, said associated input lead of said product logic gate is connected to said logic gate.
Claim 18
Dependent Claim
51 words
A programmable logic array circuit as in claim 10 wherein said current source comprises: a transistor having a control input lead, a first current handling lead for providing current, and a second current handling terminal connected to a reference potential; and a bias vcltage source connected to said control input lead.
Claim 19
Dependent Claim
100 words
A programmable logic array circuit as in claim 10 wherein each said current source comprises: a transistor having a control input lead, a first current handling lead for providing current, and a second current handling terminal connected to a reference potential; a bias voltage source having an output lead; and current limiting means having a first lead connected to said control input lead and a second lead connected to said output lead of said bias voltage source, wherein said current limiting means limits the current supplied to said control input lead of said transistor when said current source is disabled.
Claim 20
Dependent Claim
27 words
A programmable logic array circuit as in claim 10 wherein said disable means comprises a programmable element connected between said current source and said product output lead.
Claim 21
Dependent Claim
27 words
A programmable logic array circuit as in claim 18 wherein said disable means comprises a programmable element connected between said current source and said product output lead.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1990-02-23 | 1990-08-25 | 1991-02-24 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1994-02-23 | 1994-08-25 | 1995-02-24 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1998-02-23 | 1998-08-25 | 1999-02-24 | $7700.00 | Window Closed / Lapsed |