Patent US4626708A successfully refreshed from Google Patents.
US4626708A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Electronic logic to enhance switch reliability in detecting openings and closures of redundant switches
Assignee: United States Department of Energy
•
Filing: 1984-01-20
•
Granted: 1986-12-02
•
Expires: 2004-01-20
Abstract
Abstract A logic circuit is used to enhance redundant switch reliability. Two or more switches are monitored for logical high or low output. The output for the logic circuit produces a redundant and failsafe representation of the switch outputs. When both switch outputs are high, the output is high. Similarly, when both switch outputs are low, the logic circuit's output is low. When the output states of the two switches do not agree, the circuit resolves the conflict by memorizing the last output state which both switches were simultaneously in and produces the logical complement of this output state. Thus, the logic circuit of the present invention allows the redundant switches to be treated as if they were in parallel when the switches are open and as if they were in series when the switches are closed. A failsafe system having maximum reliability is thereby produced.
Inventors
- 👤 James A. Cooper
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-02 15:28
CPC Classifications
G; G06; G06F; G06F11/00; G06F11/07; G06F11/0796; G06F11/0703; G06F11/0751; G06F11/16; H; H03; H03K; H03K19/00; H03K19/20
Claims Analysis
Total Claims: 18
Claim 1
Independent Claim
107 words
A system for enhancing switch reliability comprising: first and second switches, each having open and closed output states; memory means operatively connected to first and second switches for storing the last common output state simultaneously held by both said switches; and logic means responsive to said memory means and said first and second switches for generating a first system output when both said switches are closed or when one of said switches closes when said last common output was open and for generating a second system output when both said switches are open or when one of said switches opens when said last common output was closed.
Claim 2
Independent Claim
107 words
A system for enhancing switch reliability comprising: first and second switches, each having open and closed output states; memory means operatively connected to first and second switches for storing the last common output state simultaneously held by both said switches; and logic means responsive to said memory means and said first and second switches for generating a first system output when both said switches are closed or when one of said switches closes when said last common output was open and for generating a second system output when both said switches are open or when one of said switches opens when said last common output was closed.
Claim 3
Dependent Claim
22 words
The system of claim 1 wherein said first system output simulates a closed switch and said second output simulates an open switch.
Claim 4
Dependent Claim
12 words
The system of claim 2 wherein said memory means is a flip-flop.
Claim 5
Dependent Claim
13 words
The system of claim 3 wherein said first and second switches are rolamites.
Claim 6
Independent Claim
122 words
A system for enhancing switch reliability comprising: first and second switches, each having open and closed output states; memory means operatively connected to said first and second switches for storing the last common output state simultaneously held by both said switches; and logic means responsive to said first and second switches and said memory means for generating a first logic output state simulating the output produced by said first and second switches in parallel when the last output state common to both said switches was the open state and for generating a second logic output state simulating the output produced by said first and second switches in series when the last output state common to both said switches was the closed state.
Claim 7
Independent Claim
122 words
A system for enhancing switch reliability comprising: first and second switches, each having open and closed output states; memory means operatively connected to said first and second switches for storing the last common output state simultaneously held by both said switches; and logic means responsive to said first and second switches and said memory means for generating a first logic output state simulating the output produced by said first and second switches in parallel when the last output state common to both said switches was the open state and for generating a second logic output state simulating the output produced by said first and second switches in series when the last output state common to both said switches was the closed state.
Claim 8
Dependent Claim
22 words
The system of claim 5 wherein said first system output simulates a closed switch and said second output simulates an open switch.
Claim 9
Dependent Claim
12 words
The system of claim 6 wherein said memory means is a flip-flop.
Claim 10
Dependent Claim
13 words
The system of claim 7 wherein said first and second switches are rolamites.
Claim 11
Dependent Claim
200 words
A logic circuit for enhancing switch reliability by monitoring at least first and second redundant switches having open and closed states represented as logic high and low output states and producing a fail safe output comprising: first logic means monitoring the output states of said first and second redundant switches for generating a first logical product output representing the product of the output states of said switches; second logic means monitoring the output states of said first and second redundant switches for generating a second logical product output representing the product of the logical inverse of the output states of said switches; flip-flop means responsive to said first and second logical product outputs from said first logic means and said second logic means for storing the last common output state simultaneously held by said first and second switches; third logic means responsive to said flip-flop means and said first and second logic means for generating an output representative of the logical product of the output states of said first and second switches logically summed with the product of the sum of the output states of said first and second switches and the logical inverse of said last common output state.
Claim 12
Dependent Claim
200 words
A logic circuit for enhancing switch reliability by monitoring at least first and second redundant switches having open and closed states represented as logic high and low output states and producing a fail safe output comprising: first logic means monitoring the output states of said first and second redundant switches for generating a first logical product output representing the product of the output states of said switches; second logic means monitoring the output states of said first and second redundant switches for generating a second logical product output representing the product of the logical inverse of the output states of said switches; flip-flop means responsive to said first and second logical product outputs from said first logic means and said second logic means for storing the last common output state simultaneously held by said first and second switches; third logic means responsive to said flip-flop means and said first and second logic means for generating an output representative of the logical product of the output states of said first and second switches logically summed with the product of the sum of the output states of said first and second switches and the logical inverse of said last common output state.
Claim 13
Dependent Claim
79 words
The circuit of claim 9 wherein said output produced by said third logic means is either a first logic output state simulating the output produced by said first and second switches in parallel when the last output state common to both said switches was the open state or a second logic output state simulating the output produced by said first and second switches in series when the last output state common to both said switches was the closed state.
Claim 14
Dependent Claim
13 words
The system of claim 10 wherein said first and second switches are rolamites.
Claim 15
Independent Claim
79 words
A method for enhancing switch relaibility comprising: monitoring the outputs of first and second redundant switches; memorizing the last output state common to both said switches; generating a first system output simulating the output produced by said first and second redundant switches in parallel when said switches had an open last output state and a second system output simulating the output of said first and second redundant switches in series when said switches had a closed last output state.
Claim 16
Independent Claim
79 words
A method for enhancing switch relaibility comprising: monitoring the outputs of first and second redundant switches; memorizing the last output state common to both said switches; generating a first system output simulating the output produced by said first and second redundant switches in parallel when said switches had an open last output state and a second system output simulating the output of said first and second redundant switches in series when said switches had a closed last output state.
Claim 17
Dependent Claim
61 words
The method of claim 12 wherein said step of generating produces a first system output when both said switches are closed or when one of said switches closes when said last common output was open and produces a second system output when both said switches are open or when one of said switches opens when said last common output was closed.
Claim 18
Dependent Claim
23 words
The method of claim 13 wherein said first system output simulates a closed switch while said second system output simulates an open switch.
References Cited (Backward Citations)
US3201701A
Cited
US3226569A
Cited
US3543048A
Cited
US3593307A
Cited
US3798556A
Cited
US3806714A
Cited
US3840753A
Cited
US3795823A
Cited
US3859513A
Cited
US4125055A
Cited
US4054803A
Cited
US4105900A
Cited
US4185210A
Cited
US4154395A
Cited
US4185245A
Cited
US4519025A
Cited
US4525635A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1989-12-01 | 1990-06-02 | 1990-12-02 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1993-12-01 | 1994-06-02 | 1994-12-02 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1997-12-01 | 1998-06-02 | 1998-12-02 | $7700.00 | Window Closed / Lapsed |