← Back to Patent Explorer
US4618955A Expired / Lapsed US ⏱️ 0.0 years remaining

Digital data transmission system

Assignee: US Philips Corp
•
Filing: 1984-02-21
•
Granted: 1986-10-21
•
Expires: 2004-02-21
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract In digitally encoded data transmission systems such as paging systems using a code word format, such as POCSAG, each code word includes a number of bits collectively termed the cyclic redundancy check bits. In a paging receiver the cyclic redundancy check bits are used to determine if there are errors in the received message code words. If an error is detected then one bit random error correction is generally applied because it has a more acceptable falsing rate compared to say two bit random error correction or four bit burst error correction. However a less acceptable falsing rate correction technique, such as four bit burst error correction, can be given if additional protection against falsing is provided. The additional protection comprises error detection check bits which are included in the entire message transmitted by the base station. At the receiver any errors in the message code words are subjected to four bit burst error correction and thereafter the entire "corrected" message is subjected to a further check using the error detection check bits. Whether or not error detection check bits have been included in the message is indicated by preconditioning the message, for example by using predetermined ones of the plurality of addresses allocated to each pager for different purposes. If error detection check bits have not been included a more acceptable falsing rate correction technique is applied.

Inventors

  • 👤 Anthony K. Sharpe
  • 👤 Peter J. Mabey

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-04 16:55
CPC Classifications
H; H04; H04W; H04W88/00; H04W88/18; H04W88/185; H04W88/187; H04L; H04L1/00; H04L1/004; H04L1/0056; H04L1/0057; H04L1/0061

Claims Analysis

Total Claims: 20
Claim 1
Independent Claim 166 words
A digital data transmission system comprising a base station having encoding means for encoding message data in accordance with a code word format which includes information bits and cyclic redundancy check bits, and means for transmitting said encoded message, and a receiver having means for receiving said encoded and transmitted message, means responsive to said cyclic redundancy check bits to determine the presence of errors in a received code word, and means for applying error correction on a code word by code word basis, wherein said base station further comprises means for deriving a predetermined number of error detecting check bits by assembling a complete string of said information bits, dividing said string by an n-bit generator polynomial, n being an interger, and forming the (n-1) bit remainder of this division, and means for substituting said error detecting check bits for an equal number of the information bits of said transmitted message and said receiver further comprises means to detect false correction of erroneous data received.
Claim 2
Dependent Claim 166 words
A digital data transmission system comprising a base station having encoding means for encoding message data in accordance with a code word format which includes information bits and cyclic redundancy check bits, and means for transmitting said encoded message, and a receiver having means for receiving said encoded and transmitted message, means responsive to said cyclic redundancy check bits to determine the presence of errors in a received code word, and means for applying error correction on a code word by code word basis, wherein said base station further comprises means for deriving a predetermined number of error detecting check bits by assembling a complete string of said information bits, dividing said string by an n-bit generator polynomial, n being an interger, and forming the (n-1) bit remainder of this division, and means for substituting said error detecting check bits for an equal number of the information bits of said transmitted message and said receiver further comprises means to detect false correction of erroneous data received.
Claim 3
Dependent Claim 77 words
A system as claimed in claim 1, wherein the error detecting check bits are encoded by said encoding means to have the same format as the encoded message data and said base station further includes means for preconditioning a message such that the message includes the error detecting check bits, and the receiver has means to detect the preconditioning of the message and for carrying out an additional check to detect false correction on erroneous data received.
Claim 4
Dependent Claim 41 words
A system as claimed in claim 2, wherein said receiver further includes means responsive to the detection of the preconditioned message for applying an error correction technique different from that which is applied if a received message has not been preconditioned.
Claim 5
Dependent Claim 41 words
A system as claimed in claim 3, wherein said error correction means applies a first falsing rate error correction if the received signal has been preconditioned and a second falsing rate error correction if the received signal has not been preconditioned.
Claim 6
Dependent Claim 27 words
A system as claimed in claim 4, whrein the first error correction is 4-bit burst error correction and the second error correction is 1-bit random error correction.
Claim 7
Dependent Claim 23 words
A system as claimed in claim 4, wherein said first rate is an unacceptable rate, and said second rate is an acceptable rate.
Claim 8
Dependent Claim 31 words
A system as claimed in claim 2, wherein the means for preconditioning a message applied an address different from that applied when no error detecting check bits are to be included.
Claim 9
Dependent Claim 42 words
A system as claimed in claim 2, wherein the means for preconditioning a message comprises inserting bits at selected position(s) in at least one code word of an encoded message, which bits are indicative of the method of decoding to be used.
Claim 10
Dependent Claim 13 words
A system as claimed in claim 1 wherein the code format is POCSAG.
Claim 11
Dependent Claim 136 words
A digital data transmission system comprising a base station having encoding means for encoding message data in accordance with a code word format which includes information bits and cyclic redundancy check bits, and means for transmitting said encoded message, and a receiver having means for receiving said encoded and transmitted message, means responsive to said cyclic redundancy check bits to determine the presence of errors in a received code word, and means for applying error correction on a code word by code word basis, wherein said base station further comprises means for deriving a predetermined number of error detecting check bits and means for substituting said error detecting check bits for an equal number of the information bits of said transmitted message and said receiver further comprises means to detect false correction of erroneous data received.
Claim 12
Dependent Claim 136 words
A digital data transmission system comprising a base station having encoding means for encoding message data in accordance with a code word format which includes information bits and cyclic redundancy check bits, and means for transmitting said encoded message, and a receiver having means for receiving said encoded and transmitted message, means responsive to said cyclic redundancy check bits to determine the presence of errors in a received code word, and means for applying error correction on a code word by code word basis, wherein said base station further comprises means for deriving a predetermined number of error detecting check bits and means for substituting said error detecting check bits for an equal number of the information bits of said transmitted message and said receiver further comprises means to detect false correction of erroneous data received.
Claim 13
Dependent Claim 77 words
A system as claimed in claim 10, wherein the error detecting check bits are encoded by said encoding means to have the same format as the encoded message data and said base station further included means for preconditioning a message such that the message includes the error detecting check bits, and the receiver has means to detect the preconditioning of the message and for carrying out an additional check to detect false correction on erroneous data received.
Claim 14
Dependent Claim 41 words
A system as claimed in claim 11, wherein said receiver further includes means responsive to the detection of the preconditioned message for applying an error correction technique different from that which is applied if a received message has not been preconditioned.
Claim 15
Dependent Claim 41 words
A system as claimed in claim 12, wherein said error correction means applies a first falsing rate error correction if the received signal has been preconditioned and a second falsing rate error correction if the received signal has not been preconditioned.
Claim 16
Dependent Claim 23 words
A system as claimed in claim 13, wherein said first rate is an unacceptable rate, and said second rate is an acceptable rate.
Claim 17
Dependent Claim 27 words
A system as claimed in claim 14, wherein the first error correction is 4-bit burst error correction and the second error correction is 1-bit random error correction.
Claim 18
Dependent Claim 27 words
A system as claimed in claim 13, wherein the first error correction is 4-bit burst error correction and the second error correction is 1-bit random error correction.
Claim 19
Dependent Claim 31 words
A system as claimed in claim 11, wherein the means for preconditioning a message applies an address different from that applied when no error detecting check bits are to be included.
Claim 20
Dependent Claim 42 words
A system as claimed in claim 11, wherein the means for preconditioning a message comprises inserting bits at selected position(s) in at least one code word of an encoded message, which bits are indicative of the method of decoding to be used.

References Cited (Backward Citations)

US4276646A Cited
US4416010A Cited
US4497058A Cited
GB2086106A Cited
US4477903A Cited
US4523323A Cited
US4498175A Cited
US4525838A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1989-10-20 1990-04-21 1990-10-21 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1993-10-20 1994-04-21 1994-10-21 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1997-10-20 1998-04-21 1998-10-21 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag