← Back to Patent Explorer
US4477903A Expired / Lapsed US ⏱️ 0.0 years remaining

Error correction method for the transfer of blocks of data bits, a device for preforming such a method, a decoder for use with such a method, and a device comprising such a decoder

Assignee: US Philips Corp
•
Filing: 1982-06-30
•
Granted: 1984-10-16
•
Expires: 2002-06-30
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract For an error correction method for the transfer of word-wise arranged data, two word correction codes are successively used, each code acting on a group of words while therebetween an interleaving step is performed. The actual transfer takes place by means of channel words for which purpose there are provided a modulator and a demodulator. Invalid channel words are provided with an invalidity bit in the demodulator. During the (possibly correcting) reproduction of the data words, the invalidity bits can be used in one of the two error corrections in various ways. When too many words of a group of code words are invalid, all words of the relevant group are invalidated. If a word comprising an invalidity bit is not corrected during correction by means of a syndrome variable, all words of the relevant group are invalidated. If the number of invalidity bits lies within given limits, they act as error locators so that the code is capable of correcting a larger number of words.

Inventors

  • 👤 Kornelis A. Schouhamer Immink
  • 👤 Lodewijk B. Vries

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-27 06:29
CPC Classifications
H; H03; H03M; H03M13/00; H03M13/03; H03M13/05; H03M13/13; G; G11; G11B; G11B20/00; G11B20/10; G11B20/18; G11B20/1806; G11B20/1809

Claims Analysis

Total Claims: 20
Claim 1
Independent Claim 394 words
An error correction method for the transfer of word-wise data comprising the steps of: a. receiving a first number of data words in a first error encoder in order to add thereto a first series of parity words on the basis of a first generator matrix of a first word correction code; b. delaying said first numbers of data words and first series of parity words by delay times which are all different within each first number and associated first series in order to interleave said words so as to form as many second numbers of words; c. receiving said second number of words in a second error encoder in order to add thereto a second series of parity words on the basis of a second generator matrix of a second word correction code so as to form a third number of words; d. word-by-word modulation of said serially linked third numbers of words in order to form channel words which satisfy, by way of added redundancy, predetermined upper limits and lower limits for the admissible intervals between directly successive signal transitions, said channel words being pair-wise separated by merging bits which also satisfy said upper limits and lower limits in conjunction therewith; e. demodulation of the channel words and merging bits after the transfer in order to reconstruct said third number of words (34); f. reproducing and, if possible and necessary, correcting said second numbers of words (50) on the basis of the second parity check matrix associated with the second generator matrix; g. de-interleaving (52) said second numbers of words, followed by the reproducing and, if possible and necessary, correcting of said first numbers of data words for a user (54) on the basis of the first parity check matrix associated with the first generator matrix; characterized in that h. during the demodulation a first flag bit is added to the word of said third number of words which is formed from an irrecognizable channel word, a second flag bit being added (114) to each word of the relevant second number of words during reproduction of a said second number of words on the basis of the second parity check matrix, under the control of an excessive number of first flag bits (116) within a said third number, in order to indicate the relevant second number of words as being generally unreliable.
Claim 2
Dependent Claim 394 words
An error correction method for the transfer of word-wise data comprising the steps of: a. receiving a first number of data words in a first error encoder in order to add thereto a first series of parity words on the basis of a first generator matrix of a first word correction code; b. delaying said first numbers of data words and first series of parity words by delay times which are all different within each first number and associated first series in order to interleave said words so as to form as many second numbers of words; c. receiving said second number of words in a second error encoder in order to add thereto a second series of parity words on the basis of a second generator matrix of a second word correction code so as to form a third number of words; d. word-by-word modulation of said serially linked third numbers of words in order to form channel words which satisfy, by way of added redundancy, predetermined upper limits and lower limits for the admissible intervals between directly successive signal transitions, said channel words being pair-wise separated by merging bits which also satisfy said upper limits and lower limits in conjunction therewith; e. demodulation of the channel words and merging bits after the transfer in order to reconstruct said third number of words (34); f. reproducing and, if possible and necessary, correcting said second numbers of words (50) on the basis of the second parity check matrix associated with the second generator matrix; g. de-interleaving (52) said second numbers of words, followed by the reproducing and, if possible and necessary, correcting of said first numbers of data words for a user (54) on the basis of the first parity check matrix associated with the first generator matrix; characterized in that h. during the demodulation a first flag bit is added to the word of said third number of words which is formed from an irrecognizable channel word, a second flag bit being added (114) to each word of the relevant second number of words during reproduction of a said second number of words on the basis of the second parity check matrix, under the control of an excessive number of first flag bits (116) within a said third number, in order to indicate the relevant second number of words as being generally unreliable.
Claim 3
Dependent Claim 399 words
An error correction method for the transfer of word-wise arranged data, comprising the following steps: a. receiving a first number of data words in a first error encoder in order to add thereto a first series of parity words on the basis of a first generator matrix of a first word correction code; b. delaying said first numbers of data words and first series of parity words by delay times which are all different within each first number and associated first series in order to interleave said words so as to form as many second numbers of words; c. receiving said second number of words in a second error encoder in order to add thereto a second series of parity words on the basis of a second generator matrix of a second systematic word correcting code so as to form a third number of words; d. word-by-word modulation of said serially linked third numbers of words in order to form channel words which satisfy, by way of added redundancy, predetermined upper limits and lower limits for the admissible intervals between directly successive signal transitions, said channel words being pair-wise separated by merging bits which also satisfy said upper limits and lower limits in conjunction therewith; e. demodulation of the channel words and merging bits after the transfer in order to reconstruct said third number of words; f. reproducing and, if possible and necessary, correcting said second numbers of words on the basis of the second parity check matrix associated with the second generator matrix; g. de-interleaving said second number of words, followed by the reproducing and, if possible and necessary, correcting of said first numbers of data words for a user on the basis of the first parity check matrix associated with the first generator matrix; characterized in that h. during the demodulation a first flag bit is added to the word of said third number of words which is formed from an irrecognizable channel word, during the reproduction of said second number of words on the basis of the second parity check matrix, under the control of the absence of a correction to be made in a word and a first flag bit (112) indicating exactly that word, a second flag bit being added (114) to each word of the relevant second number of words in order to indicate said second number of words as being generally unreliable.
Claim 4
Dependent Claim 399 words
An error correction method for the transfer of word-wise arranged data, comprising the following steps: a. receiving a first number of data words in a first error encoder in order to add thereto a first series of parity words on the basis of a first generator matrix of a first word correction code; b. delaying said first numbers of data words and first series of parity words by delay times which are all different within each first number and associated first series in order to interleave said words so as to form as many second numbers of words; c. receiving said second number of words in a second error encoder in order to add thereto a second series of parity words on the basis of a second generator matrix of a second systematic word correcting code so as to form a third number of words; d. word-by-word modulation of said serially linked third numbers of words in order to form channel words which satisfy, by way of added redundancy, predetermined upper limits and lower limits for the admissible intervals between directly successive signal transitions, said channel words being pair-wise separated by merging bits which also satisfy said upper limits and lower limits in conjunction therewith; e. demodulation of the channel words and merging bits after the transfer in order to reconstruct said third number of words; f. reproducing and, if possible and necessary, correcting said second numbers of words on the basis of the second parity check matrix associated with the second generator matrix; g. de-interleaving said second number of words, followed by the reproducing and, if possible and necessary, correcting of said first numbers of data words for a user on the basis of the first parity check matrix associated with the first generator matrix; characterized in that h. during the demodulation a first flag bit is added to the word of said third number of words which is formed from an irrecognizable channel word, during the reproduction of said second number of words on the basis of the second parity check matrix, under the control of the absence of a correction to be made in a word and a first flag bit (112) indicating exactly that word, a second flag bit being added (114) to each word of the relevant second number of words in order to indicate said second number of words as being generally unreliable.
Claim 5
Dependent Claim 76 words
A method as claimed in claim 1 or 2, characterized in that during the reproduction of said first number of data words on the basis of the first parity check matrix under the control of an excessive further number of second flag bits within said second number a third flag bit (146) is added to the relevant first number of data words in order to indicate said first number of data words as being generally unreliable.
Claim 6
Dependent Claim 99 words
A method as claimed in claim 1 or 2 in which said first error correction code is a systematic code, characterized in that during the reproduction of a said first number of data words on the basis of the first parity check matrix under the control of the absence of a correction to be made in a word and a second flag bit which indicates exactly that word a third flag bit is added to each word of the relevant first number of data words in order to indicate said first number of data words as being generally unreliable.
Claim 7
Dependent Claim 70 words
A method as claimed in claim 1 or 2 in which said first error correction code is a systematic code, characterized in that during the reproduction of said first number of data words on the basis of the first parity check matrix use is made of a number of second flag bits which lies between predetermined limits in order to act as error locators for a correction to be performed.
Claim 8
Independent Claim 65 words
A device for performing an error correction method for the transfer of word-wise arranged data as claimed in claims 1 or 2, characterized in that the first numbers of data words are formed by a sound pick-up system with analog-to-digital converter, the number of merging bits amounting to three and said upper limit and lower limit being 11 (eleven) and 3 (three) channel bits, respectively.
Claim 9
Independent Claim 39 words
A device for the demodulation and decoding of data transferred by means of an error correction method as claimed in claims 1 or 2, characterized in that a non-correctable first number of data words is replaced by substitute data.
Claim 10
Dependent Claim 41 words
A decoder for use in a device as claimed in claim 7, characterized in that for the demodulation a group of synchronizing channel bits is ignored, a further group of control bits being ignored for the (possibly correcting) reproduction after demodulation.
Claim 11
Dependent Claim 71 words
A device as claimed in claim 1 or 2 in which said first error correction code is a systematic code, characterized in that during the reproduction of a said first number of data words on the basis of the first parity check matrix use is made of a number of second flag bits which lies between predetermines limits in order to act as error locators for a correction to be performed.
Claim 12
Dependent Claim 405 words
An error correction device for the transfer of word-wise data comprising: a. means for receiving a first number of data words in a first error encoder in order to add thereto a first series of parity words on the basis of a first generator matrix of a first word correction code; b. means for delaying said first numbers of data words and first series of parity words by delay times which are all different within each first number and associated first series in order to interleave said words so as to form as many second numbers of words; c. means for receiving a second number of words in a second error encoder in order to add thereto a second series of parity words on the basis of a second generator matrix of a second word correction code so as to form a third number of words; d. means for word-by-word modulation of said serially linked third numbers of words in order to form channel words which satisfy, by way of added redundancy, predetermined upper limits and lower limits for the admissible intervals between directly successive signal transitions, said channel words being pair-wise separated by merging bits which also satisfy said upper limits and lower limits in conjunction therewith; e. means for demodulation of the channel words and merging bits after the transfer in order to reconstruct said third number of words (34); f. means for reproducing and, if possible and necessary, correcting said second numbers of words (50) on the basis of the second parity check matrix associated with the second generator matrix; g. means for de-interleaving (52) said second numbers of words, followed by the reproducing and, if possible and necessary, correcting of said first number of data words for a user (54) on the basis of the first parity check matrix associated with the first generator matrix; characterized in that h. during the demodulation a first flag bit is added to the word of said third number of words which is formed from an irrecognizable channel word, a second flag bit being added (114) to each word of the relevant second number of words during reproduction of a said second number of words on the basis of the second parity check matrix, under the control of an excessive number of first flag bits (116) within a said third number, in order to indicate the relevant second number of words as being generally unreliable.
Claim 13
Dependent Claim 405 words
An error correction device for the transfer of word-wise data comprising: a. means for receiving a first number of data words in a first error encoder in order to add thereto a first series of parity words on the basis of a first generator matrix of a first word correction code; b. means for delaying said first numbers of data words and first series of parity words by delay times which are all different within each first number and associated first series in order to interleave said words so as to form as many second numbers of words; c. means for receiving a second number of words in a second error encoder in order to add thereto a second series of parity words on the basis of a second generator matrix of a second word correction code so as to form a third number of words; d. means for word-by-word modulation of said serially linked third numbers of words in order to form channel words which satisfy, by way of added redundancy, predetermined upper limits and lower limits for the admissible intervals between directly successive signal transitions, said channel words being pair-wise separated by merging bits which also satisfy said upper limits and lower limits in conjunction therewith; e. means for demodulation of the channel words and merging bits after the transfer in order to reconstruct said third number of words (34); f. means for reproducing and, if possible and necessary, correcting said second numbers of words (50) on the basis of the second parity check matrix associated with the second generator matrix; g. means for de-interleaving (52) said second numbers of words, followed by the reproducing and, if possible and necessary, correcting of said first number of data words for a user (54) on the basis of the first parity check matrix associated with the first generator matrix; characterized in that h. during the demodulation a first flag bit is added to the word of said third number of words which is formed from an irrecognizable channel word, a second flag bit being added (114) to each word of the relevant second number of words during reproduction of a said second number of words on the basis of the second parity check matrix, under the control of an excessive number of first flag bits (116) within a said third number, in order to indicate the relevant second number of words as being generally unreliable.
Claim 14
Dependent Claim 412 words
An error correction device for the transfer of word-wise arranged data comprising: a. means for receiving a first number of data words in a first error encoder in order to add thereto a first series of parity words on the basis of a first generator matrix of a first word correction code; b. means for delaying said first numbers of data words and first series of parity words by delay times which are all different within each first number and associated first series in order to interleave said words so as to form as many second numbers of words; c. means for receiving a second number of words in a second error encoder in order to add thereto a second series of a parity words on the basis of a second generator matrix of a second word correction code so as to form a third number of words; d. means for word-by-word modulation of said serially linked third numbers of words in order to form channel words which satisfy, by way of added redundancy, predetermined upper limits and lower limits for the admissible intervals between directly successive signal transitions, said channel words being pair-wise separated by merging bits which also satisfy said upper limits and lower limits in conjunction therewith; e. means for demodulation of the channel words and merging bits after the transfer in order to reconstruct said third number of words; f. means for reproducing and, if possible and necessary, correcting said second numbers of words on the basis of the second parity check matrix associated with the second generator matrix; g. means for de-interleaving said second numbers of words, followed by the reproducing and, if possible and necessary, correcting of said first numbers of data words for a user on the basis of the first parity check matrix associated with the first generator matrix; characterized in that h. during the demodulation a first flag bit is added to the word of a said third number of words which is formed from an irrecognizable channel word, during the reproduction of a said second number of words on the basis of the second parity check matrix, under the control of the absence of a correction to be made in a word and a first flag bit (112) indicating exactly that word, a second flag bit being added (114) to each word of the relevant second number of words in order to indicate said second number of words as being generally unreliable.
Claim 15
Dependent Claim 412 words
An error correction device for the transfer of word-wise arranged data comprising: a. means for receiving a first number of data words in a first error encoder in order to add thereto a first series of parity words on the basis of a first generator matrix of a first word correction code; b. means for delaying said first numbers of data words and first series of parity words by delay times which are all different within each first number and associated first series in order to interleave said words so as to form as many second numbers of words; c. means for receiving a second number of words in a second error encoder in order to add thereto a second series of a parity words on the basis of a second generator matrix of a second word correction code so as to form a third number of words; d. means for word-by-word modulation of said serially linked third numbers of words in order to form channel words which satisfy, by way of added redundancy, predetermined upper limits and lower limits for the admissible intervals between directly successive signal transitions, said channel words being pair-wise separated by merging bits which also satisfy said upper limits and lower limits in conjunction therewith; e. means for demodulation of the channel words and merging bits after the transfer in order to reconstruct said third number of words; f. means for reproducing and, if possible and necessary, correcting said second numbers of words on the basis of the second parity check matrix associated with the second generator matrix; g. means for de-interleaving said second numbers of words, followed by the reproducing and, if possible and necessary, correcting of said first numbers of data words for a user on the basis of the first parity check matrix associated with the first generator matrix; characterized in that h. during the demodulation a first flag bit is added to the word of a said third number of words which is formed from an irrecognizable channel word, during the reproduction of a said second number of words on the basis of the second parity check matrix, under the control of the absence of a correction to be made in a word and a first flag bit (112) indicating exactly that word, a second flag bit being added (114) to each word of the relevant second number of words in order to indicate said second number of words as being generally unreliable.
Claim 16
Dependent Claim 77 words
A device as claimed in claim 10 or 11, characterized in that during the reproduction of a said first number of data words on the basis of the first parity check matrix under the control of an excessive further number of second flag bits within said second number a third flag bit (146) is added to the relevant first number of data words in order to indicate said first number of data words as being generally unreliable.
Claim 17
Dependent Claim 99 words
A device as claimed in claim 10 or 11 in which said first error correction code is a systematic code, characterized in that during the reproduction of a said first number of data words on the basis of the first parity check matrix under the control of the absence of a correction to be made in a word and a second flag bit which indicates exactly that word a third flag bit is added to each word of the relevant first number of data words in order to indicate said first number of data words as being generally unreliable.
Claim 18
Independent Claim 65 words
A device for performing an error correction method for the transfer of word-wise arranged data as claimed in claims 10 or 11, characterized in that the first numbers of data words are formed by a sound pick-up system with analog-to-digital converter, the number of merging bits amounting to three and said upper limit and lower limit being 11 (eleven) and 3 (three) channel bits, respectively.
Claim 19
Independent Claim 39 words
A device for the demodulation and decoding of data transferred by means of an error correction method as claimed in claims 10 or 11, characterized in that a non-correctable first number of data words is replaced by substitute data.
Claim 20
Dependent Claim 41 words
A decoder for use in a device as claimed in claim 15, characterized in that for the demodulation a group of synchronizing channel bits is ignored, a further group of control bits being ignored for the (possibly correcting) reproduction after demodulation.

References Cited (Backward Citations)

US4281355A Cited
US4238852A Cited
US4306305A Cited
US4356564A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1987-10-16 1988-04-16 1988-10-16 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1991-10-16 1992-04-16 1992-10-16 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1995-10-16 1996-04-16 1996-10-16 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag