Patent US4585962A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4585962A Expired / Lapsed US ⏱️ 0.0 years remaining

Semiconductor switching device utilizing bipolar and MOS elements

Assignee: Hitachi Ltd
•
Filing: 1983-07-29
•
Granted: 1986-04-29
•
Expires: 2003-07-29
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A semiconductor switching device is disclosed in which a bipolar transistor has a plurality of emitter electrodes and in which each of said emitter electrodes is connected to one of a plurality of MOS transistors (so that the number of MOS transistors corresponds to the number of emitter electrodes of the bipolar transistor). The drains of the MOS transistors are connected in common, and the gate electrode and source electrode of each MOS transistor are each connected in common to the gate electrodes and source electrodes of the other MOS transistors.

Inventors

  • 👤 Takao Sasayama

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-29 06:37
CPC Classifications
H; H10; H10D; H10D48/00; H10D48/30; H10D48/32; H10D48/34; H10D48/345; H03; H03K; H03K17/00; H03K17/51; H03K17/56; H03K17/567

Claims Analysis

Total Claims: 10
Claim 1
Independent Claim 212 words
A semiconductor switching device comprising: a bipolar transistor having a collector electrode connected to a collector terminal of said switching device, a base electrode connected to a base terminal of said switching device, and a plurality of emitter electrodes; a plurality of MOS transistors wherein the number of said MOS transistors is the same as the number of emitter electrodes of said bipolar transistors, and wherein said MOS transistors each have a gate electrode coupled to a gate terminal of said switching device; first connection means for connecting each of the plurality of emitter electrodes of said bipolar transistor to a corresponding drain electrode of said MOS transistors; second connection means for connecting in common the source electrodes of said MOS transistors to an emitter terminal of said switching device; means for transmitting a control signal to said gate terminal of said switching device to control the ON-OFF states of said MOS transistors; and means for providing a bias signal to said base terminal of said switching device so that said bipolar transistor will be driven into an ON state by said bias signal when said control signal drives said MOS transistors into an ON state to provide a main current flow between said collector and emitter terminals of said switching device.
Claim 2
Dependent Claim 212 words
A semiconductor switching device comprising: a bipolar transistor having a collector electrode connected to a collector terminal of said switching device, a base electrode connected to a base terminal of said switching device, and a plurality of emitter electrodes; a plurality of MOS transistors wherein the number of said MOS transistors is the same as the number of emitter electrodes of said bipolar transistors, and wherein said MOS transistors each have a gate electrode coupled to a gate terminal of said switching device; first connection means for connecting each of the plurality of emitter electrodes of said bipolar transistor to a corresponding drain electrode of said MOS transistors; second connection means for connecting in common the source electrodes of said MOS transistors to an emitter terminal of said switching device; means for transmitting a control signal to said gate terminal of said switching device to control the ON-OFF states of said MOS transistors; and means for providing a bias signal to said base terminal of said switching device so that said bipolar transistor will be driven into an ON state by said bias signal when said control signal drives said MOS transistors into an ON state to provide a main current flow between said collector and emitter terminals of said switching device.
Claim 3
Dependent Claim 32 words
The semiconductor switching device as defined in claim 1 wherein the gate electrodes of said MOS transistors are connected to said gate terminal of said switching device through a common conduction means.
Claim 4
Dependent Claim 20 words
The semiconductor switching device as defined in claim 1 wherein the transconductances of the plurality of MOS transistors are uniform.
Claim 5
Dependent Claim 21 words
A semiconductor switching device as defined in claim 1, wherein said semiconductor switching device is formed on a common semiconductor chip.
Claim 6
Dependent Claim 21 words
A semiconductor switching device as defined in claim 2, wherein said semiconductor switching device is formed on a common semiconductor chip.
Claim 7
Dependent Claim 21 words
A semiconductor switching device as defined in claim 3, wherein said semiconductor switching device is formed on a common semiconductor chip.
Claim 8
Dependent Claim 57 words
A semiconductor switching device as defined in claim 1, wherein said MOS transistors are in an OFF state when no control signal is applied to said gate terminal of said switching device, and further wherein said MOS transistors are in an ON state when said control signal is applied to said gate terminal of said switching device.
Claim 9
Dependent Claim 57 words
A semiconductor switching device as claimed in claim 2, wherein said MOS transistors are in an OFF state when no current signal is applied to said gate terminal of said switching device, and further wherein said MOS transistors are in an ON state when said control signal is applied to said gate terminal of said switching device.
Claim 10
Dependent Claim 57 words
A semiconductor switching device as claimed in claim 3, wherein said MOS transistors are in an OFF state when no control signal is applied to said gate terminal of said switching device, and further wherein said MOS transistors are in an ON state when said control signal is applied to said gate terminal of said switching device.

References Cited (Backward Citations)

US4419683A Cited
US4464673A Cited
GB2088631A Cited
US4466010A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1989-04-28 1989-10-28 1990-04-29 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1993-04-28 1993-10-28 1994-04-29 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1997-04-28 1997-10-28 1998-04-29 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag