Patent US4545030A successfully refreshed from Google Patents.
US4545030A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Synchronous clock stopper for microprocessor
Assignee: Johns Hopkins University
•
Filing: 1982-09-28
•
Granted: 1985-10-01
•
Expires: 2002-09-28
Abstract
Abstract A synchronous clock stopper circuit for inhibiting clock pulses to a microprocessor in response to a stop request signal, and for reinstating the clock pulses in response to a start request signal thereby to conserve power consumption of the microprocessor when used in an environment of limited power. The stopping and starting of the microprocessor is synchronized, by a phase tracker, with the occurrences of a predetermined phase in the instruction cycle of the microprocessor in which the I/O data and address lines of the microprocessor are of high impedance so that a shared memory connected to the I/O lines may be accessed by other peripheral devices. The starting and stopping occur when the microprocessor initiates and completes, respectively, an instruction, as well as before and after transferring data with a memory. Also, the phase tracker transmits phase information signals over a bus to other peripheral devices which signals identify the current operational phase of the microprocessor.
Inventors
- 👤 David A. Kitchin
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-31 12:32
CPC Classifications
G; G06; G06F; G06F1/00; G06F1/04; G06F1/08; A; A61; A61N; A61N1/00; A61N1/18; A61N1/32; A61N1/36; A61N1/372; G06F1/10
Claims Analysis
Total Claims: 5
Claim 1
Independent Claim
212 words
A clocking control circuit for receiving an external start request signal for a microprocessor system including a microprocessor that is responsive to clocking pulses for processing instructions in a plurality of successive stages in each instruction cycle, said microprocessor having input/output data and address lines, said clocking control circuit comprising: a clock source for generating clocking pulses, phase tracking means coupled to said input/output data and address lines, said phase tracking means made operative by said clocking pulses for producing a phase pulse signal at a predetermined phase in each instruction cycle of said microprocessor, said predetermined phase of said phase tracking means occurrring when said input/output data and address lines of said microprocessor are operating at high impedance; means for generating a start signal based upon said external start request signal; receiving means for receiving a stop request signal from said microprocessor system, said stop request signal being generated when said microprocessor completes an instruction sequence; and synchronous logic means responsive to said phase pulse signal and said stop request for preventing the transfer of said clocking pulses from said clock source to said microprocessor, and responsive to said phase pulse signal and said start signal for permitting the transfer of said clocking pulses from said clock source to said microprocessor.
Claim 2
Dependent Claim
212 words
A clocking control circuit for receiving an external start request signal for a microprocessor system including a microprocessor that is responsive to clocking pulses for processing instructions in a plurality of successive stages in each instruction cycle, said microprocessor having input/output data and address lines, said clocking control circuit comprising: a clock source for generating clocking pulses, phase tracking means coupled to said input/output data and address lines, said phase tracking means made operative by said clocking pulses for producing a phase pulse signal at a predetermined phase in each instruction cycle of said microprocessor, said predetermined phase of said phase tracking means occurrring when said input/output data and address lines of said microprocessor are operating at high impedance; means for generating a start signal based upon said external start request signal; receiving means for receiving a stop request signal from said microprocessor system, said stop request signal being generated when said microprocessor completes an instruction sequence; and synchronous logic means responsive to said phase pulse signal and said stop request for preventing the transfer of said clocking pulses from said clock source to said microprocessor, and responsive to said phase pulse signal and said start signal for permitting the transfer of said clocking pulses from said clock source to said microprocessor.
Claim 3
Dependent Claim
53 words
A clocking control circuit as recited in claim 1 wherein said microprocessor system includes peripheral devices, the clocking control circuit including means for transmitting to said peripheral devices said phase pulse signals identifying the current phase of the instruction cycle of said microprocessor and indicating access to said input/output data and address lines.
Claim 4
Dependent Claim
72 words
A clocking control circuit as recited in claim 2 wherein said microprocessor system includes memory means common to both said microprocessor and said peripheral devices, said phase pulse signals indicating permission for data transfers to occur between said microprocessor and said memory and between said peripheral devices and said memory when said microprocessor is being clocked and between said peripheral devices and said memory means when said microprocessor is not being clocked.
Claim 5
Dependent Claim
60 words
A clocking control circuit as recited in claim 1 wherein said microprocessor system includes memory means having address and data lines and said stop request signal is generated upon completion of a data transfer between said microprocesssor and memory means and said start request signal is generated in response to the initiation of a data transfer with said memory means.
References Cited (Backward Citations)
US3535560A
Cited
US3941989A
Cited
US4158230A
Cited
US4080659A
Cited
US4279020A
Cited
US4435761A
Cited
US4479191A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1988-09-30 | 1989-04-01 | 1989-10-01 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1992-09-30 | 1993-04-01 | 1993-10-01 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1996-09-30 | 1997-04-01 | 1997-10-01 | $7700.00 | Window Closed / Lapsed |