Patent US4477879A successfully refreshed from Google Patents.
US4477879A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Floating point processor architecture which performs square root by hardware
Assignee: Unisys Corp
•
Filing: 1981-12-28
•
Granted: 1984-10-16
•
Expires: 2001-12-28
Abstract
Abstract There is shown and described a floating point processor having improved architecture and configuration. The floating point processor (FPP) performs addition, subtraction, multiplication, division and square root operations. Usually, the square root operation is not built into the FPP hardware because of the increased complexity of the design, and, therefore, cost of the goods. Rather, the square root operation is usually implemented by firmware or software. The device of this invention performs the floating point square root operation in hardware rather than in software or firmware while adding very little additional hardware to existing circuitry which is required for the basic addition, subtraction, multiplication and division operations. In addition, the operations are performed as rapidly as, or more rapidly than, prior art devices.
Inventors
- 👤 Wilson T. C. Wong
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 15:02
CPC Classifications
G; G06; G06F; G06F7/00; G06F7/38; G06F7/48; G06F7/544; G06F7/552; G06F7/5525
Claims Analysis
Total Claims: 17
Claim 1
Independent Claim
172 words
A floating point processor (FPP) architecture which permits square root operations, comprising, first register means for storing a signal to be operated upon, arithmetic logic circuit means, second register means connected to supply signals to and receive signals from said arithmetic logic circuit means, third register means connected to supply signals to and receive signals from said arithmetic logic circuit means, said second register means and said third register means have the contents thereof offset by a portion of the length of the signals supplied thereto, circuit means connected from said first register means to said second register means to supply signals to an end of the signal extant in said second register means, shifter means connected to receive signals from said arithmetic logic circuit means and to supply signals to each of said first, second and third register means, said shifter means operative to selectively shift the signals supplied thereto either to the left or to the right, and control means connected to said shifter means to control the operation thereof.
Claim 2
Dependent Claim
172 words
A floating point processor (FPP) architecture which permits square root operations, comprising, first register means for storing a signal to be operated upon, arithmetic logic circuit means, second register means connected to supply signals to and receive signals from said arithmetic logic circuit means, third register means connected to supply signals to and receive signals from said arithmetic logic circuit means, said second register means and said third register means have the contents thereof offset by a portion of the length of the signals supplied thereto, circuit means connected from said first register means to said second register means to supply signals to an end of the signal extant in said second register means, shifter means connected to receive signals from said arithmetic logic circuit means and to supply signals to each of said first, second and third register means, said shifter means operative to selectively shift the signals supplied thereto either to the left or to the right, and control means connected to said shifter means to control the operation thereof.
Claim 3
Dependent Claim
20 words
The FPP architecture recited in claim 1 including, fourth register means concatenated to one end of said second register means.
Claim 4
Dependent Claim
25 words
The FPP architecture recited in claim 2, wherein, said fourth register means is concatenated to the least significant bit end of said second register means.
Claim 5
Dependent Claim
20 words
The FPP architecture recited in claim 1 including, fifth register means concatenated to one end of said third register means.
Claim 6
Dependent Claim
25 words
The FPP architecture recited in claim 4 wherein, said fifth register means is concatenated to the least significant bit end of said third register means.
Claim 7
Dependent Claim
24 words
The FPP architecture recited in claim 1 wherein, the most significant bit end of said first register means is connected to said circuit means.
Claim 8
Dependent Claim
24 words
The FPP architecture recited in claim 1 wherein, the least significant bit end of said first register means is connected to said control means.
Claim 9
Dependent Claim
23 words
The FPP architecture recited in claim 1 wherein, receive signals from said control means includes decoder means connected to said first register means.
Claim 10
Dependent Claim
20 words
The FPP architecture recited in claim 1 wherein, said shifter means is capable of shifting signals by multiple bit positions.
Claim 11
Dependent Claim
27 words
The FPP architecture recited in claim 1 wherein, said control means includes an exponent processor circuit for operating upon the exponent portion of a floating point number.
Claim 12
Dependent Claim
25 words
The FPP architecture recited in claim 1 wherein, said control means includes decoder means connected between said arithmetic logic circuit means and said shifter means.
Claim 13
Dependent Claim
21 words
The FPP architecture recited in claim 1 wherein, said control means determines the type of floating point operation to be performed.
Claim 14
Dependent Claim
40 words
The FPP architecture recited in claim 12 wherein, said control means includes control sequencer means connected to receive signals from said source means and to supply signals to said shifter means to control the floating point operation to be performed.
Claim 15
Dependent Claim
22 words
The FPP architecture recited in claim 1 including, source means for supplying information to and receiving information from said first register means.
Claim 16
Dependent Claim
31 words
The FPP architecture recited in claim 1 wherein, the signal contents of one of said second and third register means is aligned with the signal contents of said first register means.
Claim 17
Dependent Claim
32 words
The FPP architecture recited in claim 1 wherein, said first register produces serial output signals, and said circuit means comprises serial-to-parallel converter means to supply parallel signals to said second register means.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1987-10-16 | 1988-04-16 | 1988-10-16 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1991-10-16 | 1992-04-16 | 1992-10-16 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1995-10-16 | 1996-04-16 | 1996-10-16 | $7700.00 | Window Closed / Lapsed |