← Back to Patent Explorer
US4453199A Expired / Lapsed US ⏱️ 0.0 years remaining

Low cost thin film capacitor

Assignee: Kyocera Avx Components Corp
•
Filing: 1983-06-17
•
Granted: 1984-06-05
•
Expires: 2003-06-17
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract The present invention relates to a low cost method of fabricating capacitors within tight tolerance ranges. The method involves forming, by vapor deposition or the like, discrete electrode areas on an insulating substrate, and depositing a dielectric layer over the substrate and the areas between the electrodes. A further series of electrode are formed over the dielectric in partial registry with the first mentioned electrodes, and the substrate is thereafter diced to expose opposed edge portions of the resultant capacitors. The capacitors are terminated preferably by a sputtering technique, the sputtered material being insulated from contact with the edge portions of non-exposed electrodes by the deposited dielectric.

Inventors

  • 👤 Kim Ritchie
  • 👤 Jed V. Keller

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-25 11:24
CPC Classifications
H; H01; H01G; H01G4/00; H01G4/30; H01G4/306; Y; Y10; Y10T; Y10T29/00; Y10T29/43; Y10T29/435

Claims Analysis

Total Claims: 12
Claim 1
Independent Claim 291 words
The method of manufacturing a capacitor which comprises the steps of: a. Providing an insulating substrate; b. Forming by deposition a thin film conductive layer supported by said substrate; c. Removing increments of said deposited conductive layer to define a first plurality of discrete electrically isolated conductive areas arranged in rows and columns on said substrate. d. Forming by deposition a continuous layer of dielectric material over said metallic areas and the areas previously occupied by said removed increments thus to cover the side edges of said isolated areas; e. Forming by deposition over said deposited dielectric layer a further conductive layer; f. Removing increments of said further conductive layer to define a second plurality of discrete electrically isolated conductive areas in partial registry with the areas of said first plurality, each of said first and second plurality of conductive areas having at least one edge portion out of registry with an area of the other said plurality; g. Forming by deposition a continuous layer of dielectric material over said second plurality of discrete electrically isolated conductive areas and the areas previously occupied by said removed increments, thus to cover the side edges of said second isolated areas; h. Severing said substrate and layers which define a matrix along severance lines normal to said substrate, each said severance line at least being positioned to intersect the non-registering portions of said metallic areas in adjacent layers thereby to expose at said severance lines, edge portions of metallic areas in alternate layers; i. Thereafter depositing a conductive termination layer over the exposed edge portions of said metallic area formed by said severance lines, thus electrically to connect the exposed edge portions of said areas at spaced positions and form terminations of said capacitors.
Claim 2
Independent Claim 291 words
The method of manufacturing a capacitor which comprises the steps of: a. Providing an insulating substrate; b. Forming by deposition a thin film conductive layer supported by said substrate; c. Removing increments of said deposited conductive layer to define a first plurality of discrete electrically isolated conductive areas arranged in rows and columns on said substrate. d. Forming by deposition a continuous layer of dielectric material over said metallic areas and the areas previously occupied by said removed increments thus to cover the side edges of said isolated areas; e. Forming by deposition over said deposited dielectric layer a further conductive layer; f. Removing increments of said further conductive layer to define a second plurality of discrete electrically isolated conductive areas in partial registry with the areas of said first plurality, each of said first and second plurality of conductive areas having at least one edge portion out of registry with an area of the other said plurality; g. Forming by deposition a continuous layer of dielectric material over said second plurality of discrete electrically isolated conductive areas and the areas previously occupied by said removed increments, thus to cover the side edges of said second isolated areas; h. Severing said substrate and layers which define a matrix along severance lines normal to said substrate, each said severance line at least being positioned to intersect the non-registering portions of said metallic areas in adjacent layers thereby to expose at said severance lines, edge portions of metallic areas in alternate layers; i. Thereafter depositing a conductive termination layer over the exposed edge portions of said metallic area formed by said severance lines, thus electrically to connect the exposed edge portions of said areas at spaced positions and form terminations of said capacitors.
Claim 3
Dependent Claim 48 words
The method in accordance with claim 1 and including repeating sequentially steps b, c, d, e, f and g in advance of performing steps h and i, to thereby provide a capacitor wherein each electrode is comprised of a plurality of layers of conductive material connected in parallel.
Claim 4
Dependent Claim 33 words
The method in accordance with claim 1 and including the step of sputtering a plurality of conductive layers over each of said exposed edge portions of said conductive areas to define said terminations.
Claim 5
Dependent Claim 34 words
The method in accordance with claim 1 and including the step of applying an outer insulating layer over the uppermost surface of the last applied said dielectric layer in advance of severing said matrix.
Claim 6
Dependent Claim 57 words
The method in accordance with claim 1 in which said severence lines extend at right angles to each other to define rectangles, one of said severance lines intersecting the non-registering portions of said metallic areas and the other severance line at right angles to the first severance line intersecting only the non-conductive layers between adjacent metallic areas.
Claim 7
Dependent Claim 110 words
The method in accordance with claim 1 in which the severance lines positioned to intersect the non-registering portions of said metallic areas in adjacent layers forms a column of partially completed capacitors, each side of said column having an exposed edge of the metallic area, the conductive layer that is deposited on the exposed edges of the metallic areas to define a termination, covers all of the exposed edges on both sides of the column of capacitors, and a slit is formed through the conductive termination layer on one side of the column and through the non-conductive material between each row of conductive areas to electrically isolate the individual capacitors.
Claim 8
Dependent Claim 141 words
An electric capacitor comprising an insulating substrate, a deposited layer of a thin film of conductive material defining a substantially rectangular electrode on said substrate, a vapor deposited layer of dielectric material on said electrode covering the top surface thereof and three edges thereof and exposing one edge, a further deposited conductive thin film layer on said dielectric layer, defining a second substantially rectangular electrode in partial registry with said first electrode and having one edge out of registry with the exposed edge of the first electrode, and having the opposite edge exposed, a deposited layer of dielectric material on said second electrode covering the top surface thereof and three edges thereof leaving said opposite edge exposed and a deposited conductive thin film layer on each side of the capacitors in electrical connection with the associated exposed edges of the electrodes.
Claim 9
Dependent Claim 141 words
An electric capacitor comprising an insulating substrate, a deposited layer of a thin film of conductive material defining a substantially rectangular electrode on said substrate, a vapor deposited layer of dielectric material on said electrode covering the top surface thereof and three edges thereof and exposing one edge, a further deposited conductive thin film layer on said dielectric layer, defining a second substantially rectangular electrode in partial registry with said first electrode and having one edge out of registry with the exposed edge of the first electrode, and having the opposite edge exposed, a deposited layer of dielectric material on said second electrode covering the top surface thereof and three edges thereof leaving said opposite edge exposed and a deposited conductive thin film layer on each side of the capacitors in electrical connection with the associated exposed edges of the electrodes.
Claim 10
Dependent Claim 15 words
The capacitor set forth in claim 7 in which the electrodes are of non-nobel metal.
Claim 11
Dependent Claim 226 words
A capacitor array comprising an elongated insulating substrate, defining a strip, a plurality of spaced deposited areas of conductive material on said strip each area defining an electrode, a deposited layer of dielectric material on said plurality of electrodes covering the top surfaces thereof and three edges thereof and exposing one edge of each electrode at one side of the strip, a further plurality of spaced deposited areas of conductive material on said layer of dielectric material, each said further plurality of electrodes being in partial registry with an electrode of said first plurality of electrodes and having one edge out of registry with the exposed edge of an electrode of said first plurality and the opposite edge exposed on the other side of said strip, a second deposited layer of dielectric material on said further plurality of electrodes covering the top surfaces thereof and three edges thereof and exposing one edge of each of said further electrodes, a deposited conductive layer on one side of said strip electrically connecting the exposed edges of each of the first plurality of electrodes, a plurality of slits extending through the other side of said strip and through the dielectric material between the electrodes extending the length of the strip and a deposited conductive layer on the edges of the electrodes exposed on said other side of said strip.
Claim 12
Dependent Claim 226 words
A capacitor array comprising an elongated insulating substrate, defining a strip, a plurality of spaced deposited areas of conductive material on said strip each area defining an electrode, a deposited layer of dielectric material on said plurality of electrodes covering the top surfaces thereof and three edges thereof and exposing one edge of each electrode at one side of the strip, a further plurality of spaced deposited areas of conductive material on said layer of dielectric material, each said further plurality of electrodes being in partial registry with an electrode of said first plurality of electrodes and having one edge out of registry with the exposed edge of an electrode of said first plurality and the opposite edge exposed on the other side of said strip, a second deposited layer of dielectric material on said further plurality of electrodes covering the top surfaces thereof and three edges thereof and exposing one edge of each of said further electrodes, a deposited conductive layer on one side of said strip electrically connecting the exposed edges of each of the first plurality of electrodes, a plurality of slits extending through the other side of said strip and through the dielectric material between the electrodes extending the length of the strip and a deposited conductive layer on the edges of the electrodes exposed on said other side of said strip.

References Cited (Backward Citations)

US2759854A Cited
US3457614A Cited
US3469294A Cited
US3591905A Cited
US3669733A Cited
US3679942A Cited
US3778689A Cited
US3809973A Cited
JPS5418363A Cited
US4410867A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1987-06-05 1987-12-05 1988-06-05 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1991-06-05 1991-12-05 1992-06-05 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1995-06-05 1995-12-05 1996-06-05 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag