Apparatus for managing the data transfers between a memory unit and the different processing units of a digital data processing system

Claim 1

Apparatus for managing data transfers between a memory array and different processing units of a digital data processing system while a task of the system is being implemented, the memory array beiing included in at least one of the processing units, the memory array including a cache memory, and a main memory unit, the at least one processing unit further including an input-output unit, a sub-system and computer means; the memory array, input-output unit and sub-system being connected to the other processing units by a main bus, the at least one processing unit including a source of microinstructions, the at least one processing unit including internal bus means interconnecting the microinstruction source, the computer means, the memory array and the sub-system, the apparatus comprising an interface unit in the sub-system, the interface unit being connected with the memory array and the main bus so signals are transferred between the interface unit and the processing units via the main bus, the interface unit including a write buffer, a read buffer and a program buffer; the microinstruction source including: (a) a pointer BP for identification of the next byte to be exchanged between the main bus and the interface unit, (b) a pointer MP for identification of the next byte to be exchanged between the memory array and the interface unit; and (c) a pointer AMP for identification of the first word of the next transfer request to be exchanged between the memory array and the interface unit, a first memory counter AMC for storing an indication of the number of bytes remaining to be transferred between the memory array and the interface unit when a currently executed transfer request is completed, a second memory counter BC for storing an indication of the number of bytes remaining to be transferred between the interface unit and the processing units of the system via the main bus, and means responsive to the microinstruction source for interconnecting the main bus, the internal bus, the memory array, the first and second memory counters and the program, read and write buffers for: loading the read buffer with information items relating to data transmitted from the memory array to the processing units via the main bus, loading the write buffer with information items relating to data transmitted from the processing units to the memory array via the main bus, controlling the program, read and write buffers in response to the count in the first counter and the pointers, and controlling the read and write buffers in response to the same count in the second counter, the buffers being controlled so that there are: automatic transfers of information items relating to first instructions between the memory array and the interface unit prior to the first instructions being performed, automatic transfers of first data from the memory array to the interface unit prior to the first data being used by the processing units, and automatic transfers of data from the processing units to the memory array, the automatic transfers being independent of microprograms performed in response to the microinstructions.