§
Luxuse
Patent Intelligence
Sign In
← Back to Patent Explorer
US4400715A Expired / Lapsed US ⏱️ 0.0 years remaining

Thin film semiconductor device and method for manufacture

Assignee: International Business Machines Corp
•
Filing: 1980-11-19
•
Granted: 1983-08-23
•
Expires: 2000-11-19
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A process for the preparation of a semiconductor device in a thin film of a monocrystalline semiconductor material supported on the surface of a substrate. In the process a thin film of a monocrystalline semiconductor material is formed on a substrate. The film of monocrystalline semiconductor material is doped at various depths with various types and concentrations of dopants. Thereafter, contacts are established at various depths of the doped thin film. In one embodiment, a thin film of a non-monocrystalline semiconductor material is deposited on a substrate. The thin film of non-monocrystalline semiconductor material is doped in situ as it is being deposited with various doping impurities to provide various types and concentrations of doping impurities at various depths. The thin film of non-monocrystalline semiconductor material has at least one tapered region terminating in a point. The thin film of non-monocrystalline semiconductor material is traversed with a particle beam. The traverse is initiated at the point causing nucleation of a crystal at the point and subsequent growth of a monocrystalline thin film of semiconductor material from the point during the traverse. Contacts are then established at various depths to provide a semiconductor device, such as a bipolar transistor.

Inventors

  • 👤 Steven G. Barbee
  • 👤 James M. Leas
  • 👤 James R. Lloyd
  • 👤 Arunachala Nagarajan

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-29 15:28
CPC Classifications
H; H10; H10P; H10P14/00; H10P14/20; H10P14/38; H10P14/3802; H10P14/3808; H10D; H10D62/00; H10D62/40; H10D84/00; H10D84/01; H10D84/02; H10D84/03; H10D84/038; H10D88/00; H10D88/01; H10P14/24; H10P14/34; H10P14/3402; H10P14/3404; H10P14/3411; H10P14/3451; H10P14/3452; H10P14/3458; H10P14/3818; H10P14/382; H10W; H10W20/00; H10W20/01; H10W20/021; H10W20/023; H10W20/0245; H10W20/20

Claims Analysis

Total Claims: 8
Claim 1
Independent Claim 107 words
A thin film semiconductor device comprising: a substrate including at least one surface which is of a insulating dielectric material, a plurality of overlying layers of doped monocrystalline semiconductor material united to the insulating dielectric material, said doped monocrystalline layers being converted doped polycrystalline semiconductor material, a plurality of circuit elements in the layers, selected trenches isolating the circuit elements from each other, an insulating layer on the surface of the overlying layers and on the vertical surfaces of the trenches, and a metallization pattern contacting the circuit elements through the remaining trenches whereby a full dielectric isolation of the circuit elements is achieved in the device.
Claim 2
Dependent Claim 107 words
A thin film semiconductor device comprising: a substrate including at least one surface which is of a insulating dielectric material, a plurality of overlying layers of doped monocrystalline semiconductor material united to the insulating dielectric material, said doped monocrystalline layers being converted doped polycrystalline semiconductor material, a plurality of circuit elements in the layers, selected trenches isolating the circuit elements from each other, an insulating layer on the surface of the overlying layers and on the vertical surfaces of the trenches, and a metallization pattern contacting the circuit elements through the remaining trenches whereby a full dielectric isolation of the circuit elements is achieved in the device.
Claim 3
Dependent Claim 27 words
The device of claim 1 wherein the substrate consists of polycrystalline silicon the surface of which being covered by a blanket dielectric layer with low fixed charge.
Claim 4
Dependent Claim 67 words
The device of claim 1 or 2 wherein the plurality of overlying layers comprises three layers of silicon; the first layer having a varying level of N type dopant; the second layer being doped with a P type dopant, and the third layer being doped with a high level of N type dopant whereby the three layers form the subcollector, base and emitter of a transistor structure.
Claim 5
Dependent Claim 35 words
The device of claim 3 wherein the doping profile of the first layer for the subcollector is tailored to provide a low doping level near the base and a higher doping level near the substrate.
Claim 6
Dependent Claim 19 words
The device of claim 1 further comprising platinum silicide contacts connected to at least part of said metallization pattern.
Claim 7
Dependent Claim 48 words
The device of claim 1, 2, 4, or 5 further comprising additional levels of full dielectric isolated circuit elements atop of each other, the dielectric material of an overlying level being adjacent to the metallization pattern of an underlying level, whereby three dimensional multilevel device arrays are provided.
Claim 8
Dependent Claim 19 words
The device of claim 6 further comprising a polysilicon filling of the isolation trenches of the individual device structures.

References Cited (Backward Citations)

US2992903A Cited
US3160522A Cited
US3160521A Cited
US3348962A Cited
US3600237A Cited
US4046618A Cited
US4058418A Cited
US4035829A Cited
US4196041A Cited
US4140558A Cited
US4252579A Cited
US4211582A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1986-08-22 1987-02-21 1987-08-23 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1990-08-22 1991-02-21 1991-08-23 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1994-08-22 1995-02-21 1995-08-23 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag