Patent US4360742A successfully refreshed from Google Patents.
US4360742A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Synchronous binary-counter and programmable rate divider circuit
Assignee: AT&T Inc
•
Filing: 1980-08-04
•
Granted: 1982-11-23
•
Expires: 2000-08-04
Abstract
Abstract An MOS parallel carry synchronous binary counter/clock rate divider circuit has a chain of simultaneously clocked T flip-flop interconnected by an improved enable logic circuit having a plurality of identical carry stages each associated with a different flip-flop except the first and last flip-flop of the chain. Each carry stage has an input terminal connected to the inverted enable input of its associated flip-flop, an output terminal connected to the inverted enable input of the next flip-flop in the chain, a transmission gate transistor having a conduction channel connected in series between the input and output terminals and a gate connected to the normal output of the associated flip-flop, and a depletion mode load transistor having a conduction channel connected between a VDD power supply terminal and the output terminal and a gate connected to the output terminal. The carry stage associated with the first flip-flop comprises an inverter having an input connected to the normal output of the first flip-flop and an output connected to the inverted enable input of the second flip-flop. The clock rate division signal provided by the output of the last flip-flop in the chain can be made programmable by including a programming network in each carry stage. The programming network comprises one or more transistors having conduction channels coupled in series between the output terminal and ground and having gates responsive to control signals for forcing a logic "0" level on the output terminal.
Inventors
- 👤 Ronald L. Freyman
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-08 06:07
CPC Classifications
H; H03; H03K; H03K23/00; H03K23/64; H03K23/66; H03K23/40; H03K23/50
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
392 words
A synchronous counter/divider circuit comprising a plurality of ordered flip-flop stages including a first, second and last stage, each flip-flop stage having output means for providing an output signal representing the logic state of the flip-flop stage and clock input means for receiving clock pulses, each flip-flop stage except the first one having enable means and being enabled to toggle when an enable signal at a logic "0" level is applied to the enable means, the first flip-flop stage being adapted to toggle; means for applying a sequence of clock pulses to the clock input means of each flip-flop stage; and logic means responsive to the output signal from each flip-flop stage for providing an enable signal to the enable means of selected ones of the flip-flop stages according to a predetermined logic function, characterized in that the logic means comprises a plurality of carry stages, a different one associated with each of the flip-flop stages except the last one, each carry stage except the one associated with the first flip-flop stage comprising: an input terminal; an output terminal; load means coupled between the output terminal and a first terminal adapted to be coupled to a first source providing a potential at a logic "1" level; and transmission gate means consisting of a field effect transistor of a first channel conductivity type having a conduction channel coupled in series between the input terminal and the output terminal and a gate electrode coupled to the output means of the associated flip-flop stage, the field effect transistor being responsive to a logic "1" level at the gate electrode for providing a relatively low resistance path across the conduction channel, the input terminal of each carry stage except the one associated with the first flip-flop stage being coupled to the enable means of the associated flip-flop stage, the input terminal of the carry stage associated with the first flip-flop stage being coupled to a second terminal adapted to be coupled to a second source providing a potential at logic "0" level, the output terminal of each carry stage being coupled to the enable means of the succeeding flip-flop stage, and whereby each carry stage is responsive to a logic "1" level output signal from the associated flip-flop stage for passing a logic "0" level enable signal to the enable means of the succeeding flip-flop stage.
Claim 2
Dependent Claim
392 words
A synchronous counter/divider circuit comprising a plurality of ordered flip-flop stages including a first, second and last stage, each flip-flop stage having output means for providing an output signal representing the logic state of the flip-flop stage and clock input means for receiving clock pulses, each flip-flop stage except the first one having enable means and being enabled to toggle when an enable signal at a logic "0" level is applied to the enable means, the first flip-flop stage being adapted to toggle; means for applying a sequence of clock pulses to the clock input means of each flip-flop stage; and logic means responsive to the output signal from each flip-flop stage for providing an enable signal to the enable means of selected ones of the flip-flop stages according to a predetermined logic function, characterized in that the logic means comprises a plurality of carry stages, a different one associated with each of the flip-flop stages except the last one, each carry stage except the one associated with the first flip-flop stage comprising: an input terminal; an output terminal; load means coupled between the output terminal and a first terminal adapted to be coupled to a first source providing a potential at a logic "1" level; and transmission gate means consisting of a field effect transistor of a first channel conductivity type having a conduction channel coupled in series between the input terminal and the output terminal and a gate electrode coupled to the output means of the associated flip-flop stage, the field effect transistor being responsive to a logic "1" level at the gate electrode for providing a relatively low resistance path across the conduction channel, the input terminal of each carry stage except the one associated with the first flip-flop stage being coupled to the enable means of the associated flip-flop stage, the input terminal of the carry stage associated with the first flip-flop stage being coupled to a second terminal adapted to be coupled to a second source providing a potential at logic "0" level, the output terminal of each carry stage being coupled to the enable means of the succeeding flip-flop stage, and whereby each carry stage is responsive to a logic "1" level output signal from the associated flip-flop stage for passing a logic "0" level enable signal to the enable means of the succeeding flip-flop stage.
Claim 3
Dependent Claim
343 words
A synchronous counter/divider circuit comprising a plurality of ordered flip-flop stages including a first, second and last stage, each flip-flop stage having output means for providing an output signal representing the logic state of the flip-flop stage and clock input means for receiving clock pulses, each flip-flop stage except the first one having enable means and being enabled to toggle when an enable signal at a first logic level is applied to the enable means, the first flip-flop stage being adapted to toggle; means for applying a sequence of clock pulses to the clock input means of each flip-flop stage; and logic means responsive to the output signal from each flip-flop stage for providing an enable signal to the enable means of selected ones of the flip-flop stages according to a predetermined logic function characterized in that the logic means comprises a plurality of carry stages, a different one associated with each of the flip-flop stages except the last one, each carry stage except the one associated with the first flip-flop stage comprising: an input terminal coupled to the enable means of the associated flip-flop stage; an output terminal coupled to the enable means of the succeeding flip-flop stage; load means coupled between the output terminal and a first terminal, the first terminal being adapted to be coupled to a first source of potential; and transmission gate means having a conduction path coupled in series between the input terminal and the output terminal and a control terminal for controlling the resistance of the path and coupled to the output means of the associated flip-flop stage, the carry stage associated with the first flip-flop stage comprising means for providing the output signal from the first flip-flop stage to the enable means of the second flip-flop stage and one or more of the carry stages except the one associated with the first flip-flop stage includes first logic means coupled to the output terminal of the carry stage and responsive to one or more control signals for providing the first logic level at the output terminal.
Claim 4
Dependent Claim
343 words
A synchronous counter/divider circuit comprising a plurality of ordered flip-flop stages including a first, second and last stage, each flip-flop stage having output means for providing an output signal representing the logic state of the flip-flop stage and clock input means for receiving clock pulses, each flip-flop stage except the first one having enable means and being enabled to toggle when an enable signal at a first logic level is applied to the enable means, the first flip-flop stage being adapted to toggle; means for applying a sequence of clock pulses to the clock input means of each flip-flop stage; and logic means responsive to the output signal from each flip-flop stage for providing an enable signal to the enable means of selected ones of the flip-flop stages according to a predetermined logic function characterized in that the logic means comprises a plurality of carry stages, a different one associated with each of the flip-flop stages except the last one, each carry stage except the one associated with the first flip-flop stage comprising: an input terminal coupled to the enable means of the associated flip-flop stage; an output terminal coupled to the enable means of the succeeding flip-flop stage; load means coupled between the output terminal and a first terminal, the first terminal being adapted to be coupled to a first source of potential; and transmission gate means having a conduction path coupled in series between the input terminal and the output terminal and a control terminal for controlling the resistance of the path and coupled to the output means of the associated flip-flop stage, the carry stage associated with the first flip-flop stage comprising means for providing the output signal from the first flip-flop stage to the enable means of the second flip-flop stage and one or more of the carry stages except the one associated with the first flip-flop stage includes first logic means coupled to the output terminal of the carry stage and responsive to one or more control signals for providing the first logic level at the output terminal.
Claim 5
Dependent Claim
344 words
A synchronous counter/divider circuit comprising a plurality of ordered flip-flop stages including a first, second and last stage, each flip-flop stage having output means for providing an output signal representing the logic state of the flip-flop stage and clock input means for receiving clock pulses, each flip-flop stage except the first one having enable means and being enabled to toggle when an enable signal at a first logic level is applied to the enable means, the first flip-flop stage being adapted to toggle; means for applying a sequence of clock pulses to the clock input means of each flip-flop stage; and logic means responsive to the output signal from each flip-flop stage for providing an enable signal to the enable means of selected ones of the flip-flop stages according to a predetermined logic function, characterized in that the logic means comprises a plurality of carry stages, a different one associated with each of the flip-flop stages except the last one, each carry stage except the one associated with the first flip-flop stage comprising: an input terminal coupled to the enable means of the associated flip-flop stage; an output terminal coupled to the enable means of the succeeding flip-flop stage; load means coupled between the output terminal and a first terminal, the first terminal being adapted to be coupled to a first source of potential; and transmission gate means having a conduction path coupled in series between the input terminal and the output terminal and a control terminal for controlling the resistance of the path and coupled to the output means of the associated flip-flop stage, the carry stage associated with the first flip-flop stage comprising means for providing the complemented output signal from the first flip-flop stage to the enable means of the second flip-flop stage, and one or more of the carry stages except the one associated with the first flip-flop stage includes first logic means coupled to the output terminal of the carry stage and responsive to one or more control signals for providing the first logic level at the output terminal.
Claim 6
Dependent Claim
344 words
A synchronous counter/divider circuit comprising a plurality of ordered flip-flop stages including a first, second and last stage, each flip-flop stage having output means for providing an output signal representing the logic state of the flip-flop stage and clock input means for receiving clock pulses, each flip-flop stage except the first one having enable means and being enabled to toggle when an enable signal at a first logic level is applied to the enable means, the first flip-flop stage being adapted to toggle; means for applying a sequence of clock pulses to the clock input means of each flip-flop stage; and logic means responsive to the output signal from each flip-flop stage for providing an enable signal to the enable means of selected ones of the flip-flop stages according to a predetermined logic function, characterized in that the logic means comprises a plurality of carry stages, a different one associated with each of the flip-flop stages except the last one, each carry stage except the one associated with the first flip-flop stage comprising: an input terminal coupled to the enable means of the associated flip-flop stage; an output terminal coupled to the enable means of the succeeding flip-flop stage; load means coupled between the output terminal and a first terminal, the first terminal being adapted to be coupled to a first source of potential; and transmission gate means having a conduction path coupled in series between the input terminal and the output terminal and a control terminal for controlling the resistance of the path and coupled to the output means of the associated flip-flop stage, the carry stage associated with the first flip-flop stage comprising means for providing the complemented output signal from the first flip-flop stage to the enable means of the second flip-flop stage, and one or more of the carry stages except the one associated with the first flip-flop stage includes first logic means coupled to the output terminal of the carry stage and responsive to one or more control signals for providing the first logic level at the output terminal.
Claim 7
Dependent Claim
175 words
A synchronous counter/divider circuit as recited in claim 2 or 3 wherein each flip-flop stage comprises a T-type flip-flop having an output node for providing the output signal, an enable terminal for receiving the enable signal and a clock terminal for receiving the clock pulses, further characterized in that the load means comprise a first field-effect transistor of a first channel conductivity type having a conduction channel coupled between the first terminal and the output terminal, the transmission gate means comprises a second field-effect transistor of the first channel conductivity type having a conduction channel coupled in series between the input and the output terminals and a gate electrode coupled to the output node of the associated T-type flip-flop, and the first logic means comprise one or more field effect transistors each having a conduction channel coupled in series between the output terminal and a second terminal, and a control electrode coupled to receive a respective one of the control signals, the second terminal being adapted to be coupled to a second source of potential.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1985-11-22 | 1986-05-24 | 1986-11-23 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1989-11-22 | 1990-05-24 | 1990-11-23 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1993-11-22 | 1994-05-24 | 1994-11-23 | $7700.00 | Window Closed / Lapsed |