Patent US4357675A successfully refreshed from Google Patents.
US4357675A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Ripple-carry generating circuit with carry regeneration
Assignee: AT&T Inc
•
Filing: 1980-08-04
•
Granted: 1982-11-02
•
Expires: 2000-08-04
Abstract
Abstract A chain-type ripple-carry generating circuit having a plurality of cascaded stages is provided with a regeneration network in each stage for restoring the logic level of a carry signal propagating through the stage. In one embodiment of the invention the regeneration network is designed to restore a carry-not bit and comprises an MOS transistor having its conduction channel coupled between the input of the stage and a ground terminal, the gate of the transistor being driven by a two-input NOR gate, one input of the NOR gate being connected to receive a precharge clock signal and the other input being connected to the input of the stage. When the precharge clock signal is at a logic "0" level and the input of the stage receives a carry-not bit at a logic "0" level, the NOR gate drives the MOS transistor into conduction causing the input of the stage to be pulled to substantially ground potential.
Inventors
- 👤 Ronald L. Freyman
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-26 21:35
CPC Classifications
G; G06; G06F; G06F7/00; G06F7/38; G06F7/48; G06F7/50; G06F7/501; G06F7/503; G06F2207/00; G06F2207/38; G06F2207/3804; G06F2207/386; G06F2207/3872
Claims Analysis
Total Claims: 4
Claim 1
Independent Claim
250 words
A carry circuit comprising a plurality of stages, each stage including an input terminal adapted to receive an input carry signal, an output terminal adapted to provide an output carry signal; first and second terminals adapted to receive a first and a second signal respectively; a third terminal adapted to receive a potential at a first predetermined level; a clock terminal adapted to receive a clock signal; load means coupled to the output terminal and responsive to the clock signal for controllably setting the output terminal to a second predetermined level; transmission gate means having a conduction path coupled in series between the input and output terminals and a control electrode, the transmission gate means being responsive to a control signal applied to the control electrode for providing a relatively low resistance across the conduction path; first logic means coupled to the output terminal and responsive to the first and second signals for providing a carry signal to the output terminal; second logic means coupled to the control electrode of the transmission gate means and responsive to only the first signal or only the second signal for providing the control signal; characterized in that there are included in at least one stage regeneration means comprising third logic means responsive to the input carry signal in the absence of the clock signal for providing an actuation signal and switching means coupled to the input terminal and responsive to the actuation signal for controllably coupling the input terminal to the third terminal.
Claim 2
Dependent Claim
250 words
A carry circuit comprising a plurality of stages, each stage including an input terminal adapted to receive an input carry signal, an output terminal adapted to provide an output carry signal; first and second terminals adapted to receive a first and a second signal respectively; a third terminal adapted to receive a potential at a first predetermined level; a clock terminal adapted to receive a clock signal; load means coupled to the output terminal and responsive to the clock signal for controllably setting the output terminal to a second predetermined level; transmission gate means having a conduction path coupled in series between the input and output terminals and a control electrode, the transmission gate means being responsive to a control signal applied to the control electrode for providing a relatively low resistance across the conduction path; first logic means coupled to the output terminal and responsive to the first and second signals for providing a carry signal to the output terminal; second logic means coupled to the control electrode of the transmission gate means and responsive to only the first signal or only the second signal for providing the control signal; characterized in that there are included in at least one stage regeneration means comprising third logic means responsive to the input carry signal in the absence of the clock signal for providing an actuation signal and switching means coupled to the input terminal and responsive to the actuation signal for controllably coupling the input terminal to the third terminal.
Claim 3
Dependent Claim
63 words
A carry circuit as recited in claim 1 wherein the first logic means include means for providing the NAND function at the output terminal, the second logic means include means for providing the EXCLUSIVE-OR function at the control electrode of the transmission gate means, further characterized in that the third logic means include means for providing the NOR function at the switching means.
Claim 4
Dependent Claim
131 words
A carry circuit as recited in claim 2 wherein each stage further comprises a fourth terminal adapted to recieve a potential at the second predetermined level, the load means comprise a first field effect transistor having a conduction channel coupled in series between the fourth terminal and the output terminal and a gate electrode coupled to the clock terminal, the transmission gate means comprise a second field effect transistor having a conduction channel coupled between the input and output terminals and a gate electrode coupled to the means for providing the EXCLUSIVE-OR function, further characterized in that the switching means comprise a third field effect transistor having a conduction channel coupled between the input terminal and the third terminal and a gate electrode coupled to the means providing the NOR function.
References Cited (Backward Citations)
US3278735A
Cited
US3743824A
Cited
US3757308A
Cited
US3843876A
Cited
US3932734A
Cited
US3956640A
Cited
US4052604A
Cited
US4135104A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1985-11-01 | 1986-05-03 | 1986-11-02 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1989-11-01 | 1990-05-03 | 1990-11-02 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1993-11-01 | 1994-05-03 | 1994-11-02 | $7700.00 | Window Closed / Lapsed |