← Back to Patent Explorer
US4328435A Expired / Lapsed US ⏱️ 0.0 years remaining

Dynamically switchable logic block for JK/EOR functions

Assignee: International Business Machines Corp
•
Filing: 1979-12-28
•
Granted: 1982-05-04
•
Expires: 1999-12-28
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A circuit provides either the J-K logic function or the Exclusive Or (EOR) logic function depending upon a control signal. The circuit includes a conventional cross-coupled EOR block with two inputs, the logic function being performed by the block depending on the presence or absence of the control signal.

Inventors

  • 👤 Jerry R. Case

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-31 17:30
CPC Classifications
H; H03; H03K; H03K3/00; H03K3/02; H03K3/26; H03K3/28; H03K3/281; H03K3/286; H03K3/288; H03K19/00; H03K19/02; H03K19/173; H03K19/1733; H03K19/20; H03K19/21; H03K19/212

Claims Analysis

Total Claims: 9
Claim 1
Independent Claim 143 words
A logic circuit for performing a J-K function and an Exclusive OR (EOR) function comprising in combination: a cross-coupled transistor-transistor logic EOR block having two data inputs and a data output Qn; means for supplying the first input of said EOR block with the K signal input logically ORed with an X signal; and means for supplying the second input of said EOR block with the J signal input logically ANDed with a Y signal; where K and J are the data inputs; X is the logical AND of a Qn-1 signal and a G signal; Y is the logical OR of the Qn-1 signal and an inverted G signal, Qn-1 is the stored state of the previous data output signal; and the G signal is a control signal which enables the J-K function, and the inverted G signal enables the EOR function.
Claim 2
Dependent Claim 143 words
A logic circuit for performing a J-K function and an Exclusive OR (EOR) function comprising in combination: a cross-coupled transistor-transistor logic EOR block having two data inputs and a data output Qn; means for supplying the first input of said EOR block with the K signal input logically ORed with an X signal; and means for supplying the second input of said EOR block with the J signal input logically ANDed with a Y signal; where K and J are the data inputs; X is the logical AND of a Qn-1 signal and a G signal; Y is the logical OR of the Qn-1 signal and an inverted G signal, Qn-1 is the stored state of the previous data output signal; and the G signal is a control signal which enables the J-K function, and the inverted G signal enables the EOR function.
Claim 3
Dependent Claim 21 words
Apparatus in accordance with claim 1, including latch means responsive to said data output signal Qn for generating said Qn-1 signal.
Claim 4
Dependent Claim 22 words
Apparatus in accordance with claim 1, including voltage driving means for supplying said first and said second inputs of said EOR block.
Claim 5
Dependent Claim 21 words
Apparatus in accordance with claim 1, including sense amplifier means for supplying said first and second inputs of said EOR block.
Claim 6
Dependent Claim 34 words
Apparatus in accordance with claim 1, including first sense amplifier means for supplying said first input of said EOR block, and second sense amplifier means for supplying said second input of said EOR block.
Claim 7
Dependent Claim 130 words
A dynamically switchable logic block for generating either the Exclusive OR (EOR) logic function or the J-K logic function on a data output in response to a first and a second input signal, comprising in combination logic means for generating the EOR logic function; first sense amplifier means connected to said logic means and operable to accept said first input signal; second sense amplifier means connected to said logic means and operable to accept said second input signal; and storage means connected to said first and said second sense amplifier means and responsive to said data output for generating a signal representing the prior state of said data output, and control signal means connected to said storage means for determining the connection of said storage means to said sense amplifiers.
Claim 8
Dependent Claim 130 words
A dynamically switchable logic block for generating either the Exclusive OR (EOR) logic function or the J-K logic function on a data output in response to a first and a second input signal, comprising in combination logic means for generating the EOR logic function; first sense amplifier means connected to said logic means and operable to accept said first input signal; second sense amplifier means connected to said logic means and operable to accept said second input signal; and storage means connected to said first and said second sense amplifier means and responsive to said data output for generating a signal representing the prior state of said data output, and control signal means connected to said storage means for determining the connection of said storage means to said sense amplifiers.
Claim 9
Dependent Claim 16 words
Apparatus in accordance with claim 6, in which said storage means includes a pair of latches.

References Cited (Backward Citations)

US3654486A Cited
US3678301A Cited
US3904891A Cited
US3742248A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1985-05-03 1985-11-02 1986-05-04 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1989-05-03 1989-11-02 1990-05-04 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1993-05-03 1993-11-02 1994-05-04 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag