← Back to Patent Explorer
US4327477A Expired / Lapsed US ⏱️ 0.0 years remaining

Electron beam annealing of metal step coverage

Assignee: Raytheon Co
•
Filing: 1980-07-17
•
Granted: 1982-05-04
•
Expires: 2000-07-17
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Defects in the metal step coverage of a thin film semiconductor device are removed by annealing the metal layer with a pulsed electron beam.

Inventors

  • 👤 Giora Yaron
  • 👤 Eliyahou Harari
  • 👤 LaVerne D. Hess
  • 👤 Yueh Y. Ma

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-25 04:46
CPC Classifications
H; H10; H10P; H10P95/00; H10P95/90; H10P34/00; H10P34/40; H10P34/42; Y; Y10; Y10S; Y10S148/00; Y10S148/046

Claims Analysis

Total Claims: 6
Claim 1
Independent Claim 173 words
A method for making a metal oxide semiconductor silicon-on-sapphire device, comprising the steps of: (a) defining silicon islands over a sapphire substrate; (b) forming source and drain pairs in each of said silicon islands; (c) forming a dielectric gate oxide layer covering the channel region between each of said source and drain pairs; (d) forming polysilicon gates overlying the channel region between each of said source and drain pairs; (e) forming an overlying dielectric film; (f) opening contact holes to the polysilicon electrodes and other contact holes to the source and drain pairs; (g) evaporating an aluminum layer over the entire device; (h) exposing the aluminum layer to a pulsed electron beam using an electron beam apparatus controlled by an internal discharge capacitor, the electron beam having a pulse duration on the order of 20 nanoseconds, a beam diameter on the order of 1 1/2 inches and wherein the discharge capacitor of the electron beam apparatus is initially charged to approximately 190 kilovolts; and, (i) photolithographically defining conductor lines in the aluminum layer.
Claim 2
Independent Claim 173 words
A method for making a metal oxide semiconductor silicon-on-sapphire device, comprising the steps of: (a) defining silicon islands over a sapphire substrate; (b) forming source and drain pairs in each of said silicon islands; (c) forming a dielectric gate oxide layer covering the channel region between each of said source and drain pairs; (d) forming polysilicon gates overlying the channel region between each of said source and drain pairs; (e) forming an overlying dielectric film; (f) opening contact holes to the polysilicon electrodes and other contact holes to the source and drain pairs; (g) evaporating an aluminum layer over the entire device; (h) exposing the aluminum layer to a pulsed electron beam using an electron beam apparatus controlled by an internal discharge capacitor, the electron beam having a pulse duration on the order of 20 nanoseconds, a beam diameter on the order of 1 1/2 inches and wherein the discharge capacitor of the electron beam apparatus is initially charged to approximately 190 kilovolts; and, (i) photolithographically defining conductor lines in the aluminum layer.
Claim 3
Independent Claim 179 words
A method for making a semiconductor device, comprising the steps of: (a) forming a semiconductor film over an insulator substrate and defining semiconductor islands in said semiconductor film; (b) forming source and drain pairs in each of said semiconductor islands; (c) forming a dielectric gate oxide layer covering the channel region between each of said source and drain pairs; (d) forming polysilicon gates overlying the channel region between each of said source and drain pairs; (e) forming an overlying dielectric film; (f) opening contact holes to the polysilicon electrodes and other contact holes to the source and drain pairs; (g) evaporating an aluminum layer over the entire device; (h) exposing the aluminum layer to a pulsed electron beam using an electron beam apparatus controlled by an internal discharge capacitor, the electron beam having a pulse duration on the order of 20 nanoseconds, a beam diameter on the order of 1 1/2 inches and wherein the discharge capacitor of the electron beam apparatus is initially charged to approximately 190 kilovolts; and, (i) photolithographically defining conductor lines in the aluminum layer.
Claim 4
Independent Claim 179 words
A method for making a semiconductor device, comprising the steps of: (a) forming a semiconductor film over an insulator substrate and defining semiconductor islands in said semiconductor film; (b) forming source and drain pairs in each of said semiconductor islands; (c) forming a dielectric gate oxide layer covering the channel region between each of said source and drain pairs; (d) forming polysilicon gates overlying the channel region between each of said source and drain pairs; (e) forming an overlying dielectric film; (f) opening contact holes to the polysilicon electrodes and other contact holes to the source and drain pairs; (g) evaporating an aluminum layer over the entire device; (h) exposing the aluminum layer to a pulsed electron beam using an electron beam apparatus controlled by an internal discharge capacitor, the electron beam having a pulse duration on the order of 20 nanoseconds, a beam diameter on the order of 1 1/2 inches and wherein the discharge capacitor of the electron beam apparatus is initially charged to approximately 190 kilovolts; and, (i) photolithographically defining conductor lines in the aluminum layer.
Claim 5
Dependent Claim 33 words
The method of claim 2 wherein said transistor element forming step comprises forming source and drain regions in said semiconductive layer and forming overlying gate electrodes insulated therefrom by a thin dielectric layer.
Claim 6
Dependent Claim 69 words
The method of claim 2 wherein said transistor element forming step comprises doping regions of said semiconductive layer to form source and drain pairs, forming a thin oxide film thereover and forming polysilicon gates over the intervening regions between said source and drain pairs, and wherein said insulating layer forming step comprises forming an insulating layer thereover with contact openings to various ones of said sources, drains and gates.

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1985-05-03 1985-11-02 1986-05-04 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1989-05-03 1989-11-02 1990-05-04 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1993-05-03 1993-11-02 1994-05-04 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag