Patent US4306163A successfully refreshed from Google Patents.
US4306163A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Programmable single chip MOS computer
Assignee: Intel Corp
•
Filing: 1979-02-05
•
Granted: 1981-12-15
•
Expires: 1999-02-05
Abstract
Abstract A buffer utilizing MOS devices for coupling a computer input data line and a computer output data line to a single input/output port is disclosed. The buffer receives a control signal generated by computer port control means at the beginning of any buffer cycle when data is to be accepted by the buffer.
Inventors
- 👤 Henry M. Blume, Jr.
- 👤 David A. Stamm
- 👤 David L. Budde
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-08 05:30
CPC Classifications
G; G06; G06F; G06F1/00; G06F1/22; G06F15/00; G06F15/76; G06F15/78; G06F15/7807; G06F15/7814; H; H03; H03K; H03K19/00; H03K19/0175; H03K19/0185; H03K19/018507; H03K19/01855; H03K19/02; H03K19/08; H03K19/094; H03K19/0944; H03K19/09441; H03K19/09443
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
161 words
In an MOS computer, a buffer means for coupling a computer input data line and a computer output data line to a single computer port means where a control signal is generated by computer port control means at the beginning of each buffer cycle comprising: a first MOS device coupling said port means to a source of potential; a second MOS device coupled to said port means for selectively coupling said port means to such source of potential, the gate of said second MOS device being coupled to said control signal; a third MOS device coupled to said port means for selectively discharging said port means, the gate of said third MOS device being coupled to said computer output data line; said computer output data line being coupled to the gate of said second MOS device, and said computer input data line being coupled to said port means, whereby said port means has the characteristics of a bidirectional data port means.
Claim 2
Dependent Claim
161 words
In an MOS computer, a buffer means for coupling a computer input data line and a computer output data line to a single computer port means where a control signal is generated by computer port control means at the beginning of each buffer cycle comprising: a first MOS device coupling said port means to a source of potential; a second MOS device coupled to said port means for selectively coupling said port means to such source of potential, the gate of said second MOS device being coupled to said control signal; a third MOS device coupled to said port means for selectively discharging said port means, the gate of said third MOS device being coupled to said computer output data line; said computer output data line being coupled to the gate of said second MOS device, and said computer input data line being coupled to said port means, whereby said port means has the characteristics of a bidirectional data port means.
Claim 3
Dependent Claim
23 words
The buffer means defined by claim 1 wherein said second and third MOS devices have substantially less resistance than said first MOST device.
Claim 4
Dependent Claim
23 words
The buffer means defined by claim 2 wherein said port means is coupled to said input data line through a first inverter means.
Claim 5
Dependent Claim
46 words
The buffer means defined by claim 3 wherein said output data line is coupled to said gate of said third MOS device through a second inverter means, said second inverter means being coupled to said gate of said second MOS device through a fourth MOS device.
Claim 6
Dependent Claim
17 words
The buffer means defined by claim 4 wherein said first MOS device comprises an n-channel depletion load.
Claim 7
Dependent Claim
23 words
The buffer means defined by claim 5 wherein said first inverter means includes an n-channel depletion load coupled to said input data line.
Claim 8
Dependent Claim
28 words
The buffer means defined by claim 6 wherein said second inverter means includes an n-channel depletion load coupled to said gates of said third and fourth MOS devices.
Claim 9
Dependent Claim
27 words
The buffer means defined by claim 7 wherein said gate of said second MOS device is coupled to such source of potential through an n-channel depletion load.
Claim 10
Dependent Claim
46 words
The buffer means defined by claim 8 wherein said gate of said second MOS device is coupled to ground through the parallel combination of said fourth MOS device and a fifth MOS device, said fifth MOS device having its gate coupled to receive such control signal.
References Cited (Backward Citations)
US3757308A
Cited
US3778784A
Cited
US3824564A
Cited
US3940747A
Cited
US3892957A
Cited
US4000429A
Cited
US3971001A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1984-12-14 | 1985-06-15 | 1985-12-15 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1988-12-14 | 1989-06-15 | 1989-12-15 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1992-12-14 | 1993-06-15 | 1993-12-15 | $7700.00 | Window Closed / Lapsed |