US4290130A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Digital frequency trimmed electronic timepiece
Assignee: Timex Group USA Inc
•
Filing: 1979-12-21
•
Granted: 1981-09-15
•
Expires: 1999-12-21
Abstract
Abstract A method and apparatus for adjusting the frequency of a piezoelectric crystal oscillator. The effective frequency of the oscillator is adjusted (trimmed) by periodically inhibiting pulses to the divider stage. The pulse inhibit circuit includes a nonvolatile programmable read-only-memory (ROM) to store binary complement information corresponding to the number of oscillator pulses to be suppressed. A counter is periodically preset with the binary complement information and the count advances in response to oscillator pulses. The difference count between the complement number and the counter's maximum count controls the number of pulses periodically suppressed.
Inventors
- 👤 John Lowdenslager
- 👤 Norman C. Zatsky
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 23:59
CPC Classifications
G; G04; G04G; G04G3/00; G04G3/02; G04G3/022
Claims Analysis
Total Claims: 5
Claim 1
Independent Claim
211 words
In combination: an electronic wristwatch having a quartz crystal controlled oscillator having a nominal frequency above a desired rate, a count-down circuit coupled to the oscillator to receive an input signal therefrom and provide a lower frequency output signal, time indicating means coupled to the count-down circuit to be activated thereby; an inhibit circuit means comprising a NAND circuit connected between the oscillator and the count-down circuit, said NAND circuit blocking oscillator pulses to the count-down circuit upon an inhibit signal from a flip-flop circuit, said flip-flop circuit generates the inhibit signal in response to a periodic output signal from a divider circuit responding to signals from the count-down circuit, a nonvolatile memory circuit programmed to provide output signals indicative of a first predetermined count, a presettable counter coupled to said output signals of the memory circuit and being preset to a count equal to said first predetermined count in response to a preset enable signal from the flip-flop circuit and thereafter rendered receptive to oscillator signals for increasing the count of said counter to a second predetermined count, said flip flop circuit being responsive to the second predetermined count from said counter to remove said inhibit signal to the NAND circuit whereby oscillator pulses are gated to the count-down circuit.
Claim 2
Dependent Claim
211 words
In combination: an electronic wristwatch having a quartz crystal controlled oscillator having a nominal frequency above a desired rate, a count-down circuit coupled to the oscillator to receive an input signal therefrom and provide a lower frequency output signal, time indicating means coupled to the count-down circuit to be activated thereby; an inhibit circuit means comprising a NAND circuit connected between the oscillator and the count-down circuit, said NAND circuit blocking oscillator pulses to the count-down circuit upon an inhibit signal from a flip-flop circuit, said flip-flop circuit generates the inhibit signal in response to a periodic output signal from a divider circuit responding to signals from the count-down circuit, a nonvolatile memory circuit programmed to provide output signals indicative of a first predetermined count, a presettable counter coupled to said output signals of the memory circuit and being preset to a count equal to said first predetermined count in response to a preset enable signal from the flip-flop circuit and thereafter rendered receptive to oscillator signals for increasing the count of said counter to a second predetermined count, said flip flop circuit being responsive to the second predetermined count from said counter to remove said inhibit signal to the NAND circuit whereby oscillator pulses are gated to the count-down circuit.
Claim 3
Dependent Claim
56 words
A wristwatch as in claim 1, wherein: the counter presettable consists of a multi-stage binary counter for providing a carry signal at the second predetermined count of N, said first predetermined count being equal to some number X wherein N>X> zero; and the inhibit circuit being receptive to said carry signal to discontinue inhibiting oscillator pulses.
Claim 4
Dependent Claim
52 words
A wristwatch as in claim 2, wherein: the counter being preset to the count on its jam inputs connected to the output of a nonvolatile memory circuit programmed to contain the first predetermined count, wherein the difference count between said first and second predetermined counts controls the number of oscillator pulses blocked.
Claim 5
Dependent Claim
23 words
A wristwatch as in claim 3, wherein: the counter consists of a seven-stage binary counter providing the carry signal at a count N=128.
References Cited (Backward Citations)
US3722258A
Cited
GB1382524A
Cited
US3895486A
Cited
US4051663A
Cited
US3914931A
Cited
US4044547A
Cited
GB1544449A
Cited
US4024416A
Cited
US4147022A
Cited
US4155218A
Cited
US4199726A
Cited
GB2006996A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1984-09-14 | 1985-03-16 | 1985-09-15 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1988-09-14 | 1989-03-16 | 1989-09-15 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1992-09-14 | 1993-03-16 | 1993-09-15 | $7700.00 | Window Closed / Lapsed |