Patent US4288706A successfully refreshed from Google Patents.
US4288706A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Noise immunity in input buffer circuit for semiconductor memory
Assignee: Texas Instruments Inc
•
Filing: 1978-10-20
•
Granted: 1981-09-08
•
Expires: 1998-10-20
Abstract
Abstract A random access read/write MOS memory device employs bistable latch or buffer circuits as the address inputs, data inputs, and the like. The buffers function to latch the data or address to allow the inputs to change states. The buffer is activated by TTL level inputs, exhibits low capacitance at its input, and switches states fast enough to allow rapid multiplexing of the addresses. Noise immunity is improved by selective implants of some of the transistors, and by use of filter capacitors connected between input nodes and Vss rather than Vdd.
Inventors
- 👤 Edmund A. Reese
- 👤 Lionel S. White, Jr.
- 👤 Joseph C. McAlexander, III
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 16:16
CPC Classifications
G; G11; G11C; G11C11/00; G11C11/21; G11C11/34; G11C11/40; G11C11/401; G11C11/403; G11C11/404; G11C11/4063; G11C11/407; G11C11/4076; G11C11/409; G11C11/4093; H; H03; H03K; H03K3/00; H03K3/02; H03K3/353; H03K3/356; H03K3/356017; H10; H10B; H10B10/00; H10B12/00
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
221 words
An input buffer circuit of improved noise immunity for a semiconductor memory comprising: a bistable differential voltage detector having first and second field effect transistors, each having a source-to-drain path and a gate, the gates of the first and second transistors providing inputs to the detector, means for coupling an input terminal to the gate of said first transistor, means for coupling a reference voltage to the gate of said second transistor, a pair of output transistors each having a source-to drain path and a gate with the source-to-drain paths being separately connected in series between the source-to-drain paths of the first and second transistors and a clocked supply voltage, third and fourth field effect transistors each having a source-to-drain path and a gate, the source-to-drain paths of the third and fourth field effect transsistors being separately connected from the gates of said pair of output transistors to reference potential, and the gates of the third and fourth transistors being connected to logic voltages from the output transistors, means for improving noise immunity including means for increasing the threshold voltages of the third and fourth transistors to a level significantly higher than that of said pair of output transistors, wherein the threshold voltage of the first and second transistors is significantly less than that of an enhancement mode field effect transistor.
Claim 2
Dependent Claim
221 words
An input buffer circuit of improved noise immunity for a semiconductor memory comprising: a bistable differential voltage detector having first and second field effect transistors, each having a source-to-drain path and a gate, the gates of the first and second transistors providing inputs to the detector, means for coupling an input terminal to the gate of said first transistor, means for coupling a reference voltage to the gate of said second transistor, a pair of output transistors each having a source-to drain path and a gate with the source-to-drain paths being separately connected in series between the source-to-drain paths of the first and second transistors and a clocked supply voltage, third and fourth field effect transistors each having a source-to-drain path and a gate, the source-to-drain paths of the third and fourth field effect transsistors being separately connected from the gates of said pair of output transistors to reference potential, and the gates of the third and fourth transistors being connected to logic voltages from the output transistors, means for improving noise immunity including means for increasing the threshold voltages of the third and fourth transistors to a level significantly higher than that of said pair of output transistors, wherein the threshold voltage of the first and second transistors is significantly less than that of an enhancement mode field effect transistor.
Claim 3
Dependent Claim
44 words
A circuit according to claim 1 wherein the detector has a pair of capacitors separately connected at one end to the gates of said first and second transistors, the other end of the capacitors being connected to ground rather than to a supply voltage.
Claim 4
Dependent Claim
67 words
A circuit according to claim 1 wherein the detector includes a pair of field effect transistors each of which has a source-to-drain path in parallel to a separate one of the first and second transistors, and has a gate cross coupled to the drain of the opposite one, said pair of transistors having a threshold voltage about the same as that of the first and second transistors.
Claim 5
Dependent Claim
27 words
A circuit according to claim 1 wherein the gates of the third and fourth transistors are separately connected to the drains of the first and second transistors.
Claim 6
Dependent Claim
48 words
A circuit according to claim 1 wherein the threshold voltage of the third and fourth transistors is significantly higher than that of the pair of output transistors and the threshold voltage of the first and second transistors is significantly lower than that of the pair of output transistors.
Claim 7
Dependent Claim
84 words
A circuit according to claim 1 including fifth and sixth field effect transistors, each having a source-to-drain path and a gate, the source-to-drain path of the fifth transistor coupling the reference voltage to the gate of the second transistor, the source-to-drain path of the sixth transistor connecting the input terminal of the gate of the first transistor, and a clock voltage source connected to the gates of the fifth and sixth transistors and having a trailing edge occurring prior to said clocked supply voltage.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1984-09-07 | 1985-03-09 | 1985-09-08 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1988-09-07 | 1989-03-09 | 1989-09-08 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1992-09-07 | 1993-03-09 | 1993-09-08 | $7700.00 | Window Closed / Lapsed |