Patent US4286178A successfully refreshed from Google Patents.
US4286178A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Sense amplifier with dual parallel driver transistors in MOS random access memory
Assignee: Texas Instruments Inc
•
Filing: 1978-06-12
•
Granted: 1981-08-25
•
Expires: 1998-06-12
Abstract
Abstract A random access memory device of the MOS integrated circuit type employs an array of rows and columns of one-transistor storage cells with a bistable sense amplifier circuit at the center of each column. Instead of a single pair of cross-coupled driver transistors forming the bistable circuit, dual parallel pairs are used. One pair used in the initial sensing has a long channel length so that the pair may be more readily matched, while the other pair used later in the cycle for driving the zero-going side of the column line to ground has a shorter channel to enhance speed.
Inventors
- 👤 G. R. Mohan Rao
- 👤 Lionel S. White, Jr.
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-26 14:32
CPC Classifications
H; H03; H03K; H03K3/00; H03K3/02; H03K3/353; H03K3/356; H03K3/356086; H03K3/356095; G; G11; G11C; G11C11/00; G11C11/21; G11C11/34; G11C11/40; G11C11/401; G11C11/4063; G11C11/407; G11C11/409; G11C11/4091
Claims Analysis
Total Claims: 13
Claim 1
Independent Claim
241 words
A memory system of the type having an array of rows and columns of memory cells and a plurality of sense amplifiers, the sense amplifiers having inputs connected to each column, each sense amplifier comprising first and second pairs of cross-coupled driver transistors with each of such transistors having a source-to-drain path and a gate, each of the first pair of driver transistors having one end of its source-to-drain path directly cross connected to the gates of the other of said first and second pairs, each of the second pair of driver transistors having one end of its source-to-drain path directly cross connected to the gates of the other of said first and second pairs, the gates of the opposing transistors of the first and second pairs having the same voltages thereon throughout an operating cycle of the memory system, said one ends of the source-to-drain paths of both said first and second pairs being coupled together and to said columns whereby the source-to-drain paths of the first pair of driver transistors are in parallel with the source-to-drain paths of the second pair of driver transistors, means separately connecting the other ends of said source-to-drain paths of each of the first and second pairs of driver transistors to reference potential to render the first pair conductive prior to a selected time in an operating cycle and both the first and second pair conductive after said selected time in an operating cycle.
Claim 2
Dependent Claim
241 words
A memory system of the type having an array of rows and columns of memory cells and a plurality of sense amplifiers, the sense amplifiers having inputs connected to each column, each sense amplifier comprising first and second pairs of cross-coupled driver transistors with each of such transistors having a source-to-drain path and a gate, each of the first pair of driver transistors having one end of its source-to-drain path directly cross connected to the gates of the other of said first and second pairs, each of the second pair of driver transistors having one end of its source-to-drain path directly cross connected to the gates of the other of said first and second pairs, the gates of the opposing transistors of the first and second pairs having the same voltages thereon throughout an operating cycle of the memory system, said one ends of the source-to-drain paths of both said first and second pairs being coupled together and to said columns whereby the source-to-drain paths of the first pair of driver transistors are in parallel with the source-to-drain paths of the second pair of driver transistors, means separately connecting the other ends of said source-to-drain paths of each of the first and second pairs of driver transistors to reference potential to render the first pair conductive prior to a selected time in an operating cycle and both the first and second pair conductive after said selected time in an operating cycle.
Claim 3
Dependent Claim
63 words
Apparatus according to claim 1 wherein the pair of driver transistors are field effect transistors each having a channel as a source-drain current path and wherein the length of the channels of the first pair are matched and longer than the lengths of the channels of the second pair to minimize the effects of threshold voltage and gain unbalance in the first pair.
Claim 4
Dependent Claim
45 words
Apparatus according to claim 2 wherein the said means include first and second MOS transistors for connecting one end of the first and second pairs of driver transistors to reference potential, and such first and second MOS transistors are sequentially actuated during an operating cycle.
Claim 5
Dependent Claim
56 words
Apparatus according to claim 3 wherein the per bit ratio of width to length of the channel of the first MOS transistor is small compared to that of the channels of the driver transistors, and wherein said first MOS transistor is turned on during a given time prior to said selected time during an operating cycle.
Claim 6
Dependent Claim
155 words
A sense amplifier for a semiconductor memory comprising first and second pairs of cross-coupled driver transistors and a pair of load transistors, each of said transistors having a current path and a control electrode, the current paths of the load transistors serially connecting the one end of the current paths of the pairs of driver transistors separately to a supply voltage, said one end of each of said current paths in each of the pairs of driver transistors being directly cross connected to the control electrode of the other driver transistor in the respective pair during all of an operating cycle, the other ends of each pair of driver transistors being separately connected to reference potential through one of a pair of coupling means to render the first pair conductive prior to a selected time in an operating cycle and both the first and second pair conductive after said selected time in an operating cycle.
Claim 7
Dependent Claim
155 words
A sense amplifier for a semiconductor memory comprising first and second pairs of cross-coupled driver transistors and a pair of load transistors, each of said transistors having a current path and a control electrode, the current paths of the load transistors serially connecting the one end of the current paths of the pairs of driver transistors separately to a supply voltage, said one end of each of said current paths in each of the pairs of driver transistors being directly cross connected to the control electrode of the other driver transistor in the respective pair during all of an operating cycle, the other ends of each pair of driver transistors being separately connected to reference potential through one of a pair of coupling means to render the first pair conductive prior to a selected time in an operating cycle and both the first and second pair conductive after said selected time in an operating cycle.
Claim 8
Dependent Claim
38 words
A sense amplifier according to claim 5 wherein a first of the pairs of driver transistors has matched channel lengths, and said matched channel lengths are longer than the channel lengths of the other pair of driver transistors.
Claim 9
Dependent Claim
79 words
A sense amplifier according to claim 6 wherein the pair of coupling means includes two separate control transistors connecting said other ends of the current paths of the pairs of driver transistors to reference potential, control voltage generator means is provided to actuate one of the control transistors at a first time in an operating cycle and to activate the other of the control transistors at a selected second time later than the first time in each operating cycle.
Claim 10
Dependent Claim
43 words
A sense amplifier according to claim 7 wherein said one of the control transistors of said pair of coupling means is connected to the other of the pairs of driver transistors and conducts much less current than the other of the control transistors.
Claim 11
Dependent Claim
22 words
A sense amplifier according to claim 8 wherein the driver transistors, the load transistors, and the control transistors are all MOS transistors.
Claim 12
Dependent Claim
40 words
A sense amplifier according to claim 7 wherein capacitor means separately couples a clock voltage source to the control electrodes of the load transistors, said source producing a clock voltage at about the said second time in each operating cycle.
Claim 13
Dependent Claim
38 words
A sense amplifier according to claim 10 wherein means are provided for precharging said one ends of the current paths of the pairs of driver transistors, at a time prior to said first time in such operating cycle.
References Cited (Backward Citations)
US4087704A
Cited
US3983412A
Cited
US4039861A
Cited
US4045783A
Cited
US4069475A
Cited
US4050061A
Cited
US4119870A
Cited
US4081701A
Cited
DE2734987A1
Cited
US4150311A
Cited
US4110841A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1984-08-24 | 1985-02-23 | 1985-08-25 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1988-08-24 | 1989-02-23 | 1989-08-25 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1992-08-24 | 1993-02-23 | 1993-08-25 | $7700.00 | Window Closed / Lapsed |