Patent US4271464A successfully refreshed from Google Patents.
US4271464A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Switching arrangement for the input of interrupt commands and the output of interrupt acknowledgment for computer systems
Assignee: Siemens AG
•
Filing: 1978-09-29
•
Granted: 1981-06-02
•
Expires: 1998-09-29
Abstract
Abstract In order to provide an interrupt command signal in a computer and receive an interrupt acknowledgment at a single input/output terminal, an interrupt command encoder includes an inverter for receiving an interrupt command at a first logic level and providing the interrupt command at a second logic level to the single input/output terminal. An interrupt command logic circuit responds to the interrupt command to produce an interrupt signal to the computer which, in turn, is fed back to the single input/output terminal as an interrupt acknowledgment signal of the first logic level. A gate connected to the interrupt command input and to the single input/output terminal is responsive to the interrupt acknowledgment signal of the first logic level only to provide a corresponding signal acknowledging that the computer has received the interrupt signal.
Inventors
- 👤 Richard W. MacMillan
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-26 19:14
CPC Classifications
G; G06; G06F; G06F13/00; G06F13/14; G06F13/20; G06F13/24
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
209 words
A switching arrangement for a computer system for receiving interrupt command signals and providing interrupt acknowledgment signals over a common line having a single input/output terminal, said switching arrangement comprising: an interrupt generator including an input for receiving an interrupt command signal of a first logic level, an inverter for inverting the interrupt signal to a second logic level, a first output connected to said single input/output terminal of the common line, and a second output; a controllable switch connected to the common line and including an input; and an interrupt command logic including an input connected to the common line to receive the second logic level, control inputs for receiving control signals to switch through the second logic level, and an output connected to said input of said controllable switch for causing operation of said controllable switch to place an interrupt acknowledgment signal of the first logic level on the common line and at said single input/output terminal, said interrupt generator further including a gate having a first input connected to said input of said interrupt generator, a second input connected to said single input/output terminal of the common line and an output for providing an output signal in response to the interrupt command and interrupt acknowledgment signals.
Claim 2
Dependent Claim
209 words
A switching arrangement for a computer system for receiving interrupt command signals and providing interrupt acknowledgment signals over a common line having a single input/output terminal, said switching arrangement comprising: an interrupt generator including an input for receiving an interrupt command signal of a first logic level, an inverter for inverting the interrupt signal to a second logic level, a first output connected to said single input/output terminal of the common line, and a second output; a controllable switch connected to the common line and including an input; and an interrupt command logic including an input connected to the common line to receive the second logic level, control inputs for receiving control signals to switch through the second logic level, and an output connected to said input of said controllable switch for causing operation of said controllable switch to place an interrupt acknowledgment signal of the first logic level on the common line and at said single input/output terminal, said interrupt generator further including a gate having a first input connected to said input of said interrupt generator, a second input connected to said single input/output terminal of the common line and an output for providing an output signal in response to the interrupt command and interrupt acknowledgment signals.
Claim 3
Dependent Claim
151 words
The switching arrangement of claim 1, wherein said interrupt command logic comprises: a first flip-flop having a set input for receiving a first control signal for activation of said command logic to accept interrupt signals, a reset input for receiving a second control signal for blocking acceptance of interrupt signals, and an output; an AND gate having a first input connected to said common line, a second input connected to said output of said first flip-flop, a third input for receiving a third control signal as a start signal generated at the end of a running process by a computer, and an output; and a second flip-flop having a set input connected to said output of said AND gate, a reset input for receiving a fourth control signal generated by the computer to indicate the end of an interrupt process, and an output coupled to said input of said controllable switch.
Claim 4
Dependent Claim
49 words
The switching arrangement of claim 1, wherein said controllable switch comprises: a switching transistor having an input coupled to said output of said interrupt command logic; and a load connected to said switching transistor with the junction of said switch transistor and said load connected to said common line.
Claim 5
Dependent Claim
26 words
The switching arrangement of claim 3, comprising: a delay element interposed between said output of said interrupt command logic and said input of said switching transistor.
Claim 6
Dependent Claim
14 words
The switching arrangement of claim 3, wherein said switching transistor is a metal-oxide-semiconductor transistor.
Claim 7
Dependent Claim
56 words
The switching arrangement of claim 1, wherein said interrupt generator comprises: a NOR gate having a first input connected to said input of said interrupt generator to receive interrupt command signals, a second input connected to said common line to receive acknowledgment signals, and an output for indicating proper transmission and receipt of the interrupt signals.
Claim 8
Dependent Claim
16 words
The switching arrangement of claim 1, wherein said inverter is constructed as an open collector inverter.
Claim 9
Dependent Claim
16 words
The switching arrangement of claim 1, wherein said inverter is constructed as an open drain inverter.
References Cited (Backward Citations)
US3800287A
Cited
US3866181A
Cited
US3886524A
Cited
US4003028A
Cited
US3993981A
Cited
US4096569A
Cited
US4148011A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1984-06-01 | 1984-12-01 | 1985-06-02 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1988-06-01 | 1988-12-01 | 1989-06-02 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1992-06-01 | 1992-12-01 | 1993-06-02 | $7700.00 | Window Closed / Lapsed |