← Back to Patent Explorer
US4265685A Expired / Lapsed US ⏱️ 0.0 years remaining

Utilizing simultaneous masking and diffusion of peripheral substrate areas

Assignee: Hitachi Ltd
•
Filing: 1979-11-28
•
Granted: 1981-05-05
•
Expires: 1999-11-28
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract The present invention deals with a method of taking out a substrate electrode of a LOCOS-type silicon gate MOSIC device from the surface of the semiconductor substrate. According to the present invention, a masking layer for preventing the introduction of impurities is formed on the periphery of the semiconductor substrate simultaneously with the masking step for forming a resistor of polycrystalline silicon, the mask is removed after the impurities have been introduced, and a substrate electrode is formed on the exposed surface of the semiconductor substrate.

Inventors

  • 👤 Masatoshi Seki

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-26 12:11
CPC Classifications
H; H10; H10W; H10W42/00; H10P; H10P76/00; H10P76/40; H10W10/00; H10W10/01; H10W10/011; H10W10/012; H10W10/10; H10W10/13

Claims Analysis

Total Claims: 6
Claim 1
Independent Claim 260 words
In a method of producing silicon gate-type MOS integrated circuit devices having polycrystalline silicon resistance, comprising: a step for forming a field oxide on the main surface of a silicon semiconductor substrate so as to surround areas where transistors are to be formed; a step for forming a gate oxide having a thickness smaller than that of said field oxide; a step for forming an elongated strip of polycrystalline silicon which extends from an area selected from said areas onto said field oxide; a step for forming a first masking layer on the surface of said elongated strip thereby to form a resistor region in said elongated strip; a step for introducing impurities of a conductivity type opposite to that of said semiconductor substrate into the surface of said elongated strip exposed from said first masking layer and into the selected surfaces of said areas; and a step for forming a first metal layer which comes into contact with said areas into which are introduced said impurities; the improvement characterized by; forming a second masking layer on the peripheral surface of said silicon semiconductor substrate such that said impurities will not be introduced into said peripheral surfaces, said second masking layer being formed during said step for forming said first masking layer; and forming a second metal layer on said peripheral surfaces of said silicon semiconductor substrate into which are not introduced said impurities, said second metal layer being formed during said step for forming said first metal layer, thereby to form a substrate electrode of said silicon semiconductor substrate.
Claim 2
Dependent Claim 260 words
In a method of producing silicon gate-type MOS integrated circuit devices having polycrystalline silicon resistance, comprising: a step for forming a field oxide on the main surface of a silicon semiconductor substrate so as to surround areas where transistors are to be formed; a step for forming a gate oxide having a thickness smaller than that of said field oxide; a step for forming an elongated strip of polycrystalline silicon which extends from an area selected from said areas onto said field oxide; a step for forming a first masking layer on the surface of said elongated strip thereby to form a resistor region in said elongated strip; a step for introducing impurities of a conductivity type opposite to that of said semiconductor substrate into the surface of said elongated strip exposed from said first masking layer and into the selected surfaces of said areas; and a step for forming a first metal layer which comes into contact with said areas into which are introduced said impurities; the improvement characterized by; forming a second masking layer on the peripheral surface of said silicon semiconductor substrate such that said impurities will not be introduced into said peripheral surfaces, said second masking layer being formed during said step for forming said first masking layer; and forming a second metal layer on said peripheral surfaces of said silicon semiconductor substrate into which are not introduced said impurities, said second metal layer being formed during said step for forming said first metal layer, thereby to form a substrate electrode of said silicon semiconductor substrate.
Claim 3
Dependent Claim 34 words
A method according to claim 1, wherein said field oxide is formed on the periphery of said silicon semiconductor substrate on the inner side of said second metal layer along said second metal layer.
Claim 4
Dependent Claim 61 words
A method according to claim 2, wherein a second semiconductor region is formed on the surface of said semiconductor substrate between said second metal layer and said field oxide formed on the periphery of said semiconductor substrate on the inner side of said second metal layer, said second semiconductor region having the conductivity type opposite to that of said semiconductor substrate.
Claim 5
Dependent Claim 60 words
A method according to claim 3, wherein a conductive layer of polycrystalline silicon which extends from said second semiconductor region to the surface of said field oxide, is formed along the field oxide which surrounds the periphery of said semiconductor substrate, said conductive layer of polycrystalline silicon being formed during said step for forming said elongated strip of polycrystalline silicon.
Claim 6
Independent Claim 34 words
A method according to any one of claims 1 to 4, wherein said semiconductor substrate is scribed on the peripheral surface of said semiconductor substrate on the outer side of said second metal layer.

References Cited (Backward Citations)

US4070748A Cited
US3911471A Cited
US4148055A Cited
US4055444A Cited
US4013489A Cited
US4110776A Cited
US4080718A Cited
DE2750209A1 Cited
US4187602A Cited
US4081896A Cited
DE2814695A1 Cited
US4139786A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1984-05-04 1984-11-03 1985-05-05 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1988-05-04 1988-11-03 1989-05-05 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1992-05-04 1992-11-03 1993-05-05 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag