← Back to Patent Explorer
US4237390A Expired / Lapsed US ⏱️ 0.0 years remaining

Switching comparator

Assignee: National Semiconductor Corp
•
Filing: 1978-09-28
•
Granted: 1980-12-02
•
Expires: 1998-09-28
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Buffer means are included in the input circuit in a switching comparator. The unavoidable shunt capacitance at the comparison node is thereby isolated from the input terminal. This substantially reduces the comparator d-c input loading to improve comparison accuracy particularly with sources having appreciable internal resistance.

Inventors

  • 👤 Gerald B. Buurma

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-27 21:39
CPC Classifications
H; H03; H03K; H03K5/00; H03K5/22; H03K5/24; H03K5/2472; H03K5/249

Claims Analysis

Total Claims: 10
Claim 1
Independent Claim 138 words
A switching comparator circuit having first and second inputs and an output responsive to the difference in input potentials, said circuit comprising: amplifier means having an output terminal constituting said comparator output, an input terminal, and a trip point; means for periodically forcing said amplifier means to said trip point; capacitor means coupled between said amplifier means input terminal and a circuit node, said circuit node having appreciable stray capacitance; means for alternately coupling said circuit node to said first and second inputs in synchronism with said means for periodically forcing said amplifier to said trip point whereby said output is a function of the difference in potential between said first and second inputs; and means for isolating said node from one of said first and second inputs whereby the loading produced by said stray capacitance is reduced.
Claim 2
Dependent Claim 138 words
A switching comparator circuit having first and second inputs and an output responsive to the difference in input potentials, said circuit comprising: amplifier means having an output terminal constituting said comparator output, an input terminal, and a trip point; means for periodically forcing said amplifier means to said trip point; capacitor means coupled between said amplifier means input terminal and a circuit node, said circuit node having appreciable stray capacitance; means for alternately coupling said circuit node to said first and second inputs in synchronism with said means for periodically forcing said amplifier to said trip point whereby said output is a function of the difference in potential between said first and second inputs; and means for isolating said node from one of said first and second inputs whereby the loading produced by said stray capacitance is reduced.
Claim 3
Dependent Claim 36 words
The comparator circuit of claim 1 wherein said means for isolating comprise: a voltage follower having an input coupled to said one of said first and second inputs and an output coupled to said circuit node.
Claim 4
Dependent Claim 30 words
The comparator circuit of claim 2 further comprising means for periodically bypassing said voltage follower in synchronism with said means for periodically forcing said amplifier means to said trip point.
Claim 5
Dependent Claim 42 words
The comparator circuit of claim 3 wherein said voltage follower comprises a pair of complementary metal oxide semiconductor transistors coupled in series between a pair of terminals connectible to a power supply, each of said transistors being connected as a source follower.
Claim 6
Dependent Claim 40 words
The comparator circuit of claim 4 further including switching means coupled between said voltage follower and said one of said first and second input terminals, said switching means being operated in synchronism with said means for bypassing said voltage follower.
Claim 7
Dependent Claim 99 words
In a d-c comparator having an output responsive to the difference in potential between first and second input terminals, said comparator comprising a high gain a-c amplifier coupled between an input node and said comparator output, clocked switching means for stabilizing the operating point of said amplifier and switching said input node alternately between said first and second input terminals, the improvement comprising: buffer means coupled between said first terminal and said input node; and means for periodically bypassing said buffer over a time interval during which said comparator output is a precise function of said difference in potential.
Claim 8
Dependent Claim 99 words
In a d-c comparator having an output responsive to the difference in potential between first and second input terminals, said comparator comprising a high gain a-c amplifier coupled between an input node and said comparator output, clocked switching means for stabilizing the operating point of said amplifier and switching said input node alternately between said first and second input terminals, the improvement comprising: buffer means coupled between said first terminal and said input node; and means for periodically bypassing said buffer over a time interval during which said comparator output is a precise function of said difference in potential.
Claim 9
Dependent Claim 50 words
The improvement of claim 6 wherein said buffer means comprise: a voltage follower circuit characterized as having an input capacitance substantially lower than the capacitance of said node and an output resistance substantially lower than the internal resistance of a source of potential to be connected to said first input.
Claim 10
Dependent Claim 36 words
The improvement of claim 7 wherein said buffer means further comprise: a pair of complementary metal oxide semiconductor transistors connected in the source follower configuration with their channels coupled in series across a source of potential.

References Cited (Backward Citations)

US3289093A Cited
US3510684A Cited
US3676702A Cited
US4097753A Cited
US4028558A Cited
US4075509A Cited
US4139787A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1983-12-02 1984-06-02 1984-12-02 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1987-12-02 1988-06-02 1988-12-02 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1991-12-02 1992-06-02 1992-12-02 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag