US4231064A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Vertical synchronization circuit for a cathode-ray tube
Assignee: Victor Company of Japan Ltd
•
Filing: 1979-05-15
•
Granted: 1980-10-28
•
Expires: 1999-05-15
Abstract
Abstract A vertical synchronization circuit for a cathode-ray tube comprises an oscillator for generating, in response to the horizontal synchronizing signal of an input video signal, clock pulses at twice the horizontal scanning frequency; a counter for counting the clock pulses and producing a first pulse when the pulse count reaches 525; a waveform shaping circuit receiving the vertical synchronizing signal of the input video signal and the clock pulses for producing a second pulse; a circuit for shaping the first pulse to produce a phase-comparing pulse; a phase comparator for comparing the phases of the phase-comparing pulse and the second pulse; a switching circuit controlled by the phase comparator for supplying the second pulse to the counter as a reset pulse when the phase comparator does not detect continuous coincidence during a specific vertical scanning period and for supplying the first pulse to the counter as a reset pulse when the phase detector detects continuous coincidence during the vertical scanning periods; and a circuit for shaping pulses produced by the counter in synchronism with the received vertical synchronizing signal.
Inventors
- 👤 Tomoaki Uchida
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 07:31
CPC Classifications
H; H04; H04N; H04N5/00; H04N5/04; H04N5/12; H04N5/126
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
336 words
A vertical synchronization circuit comprising: means for separating a horizontal synchronizing signal and a vertical synchronizing signal from a composite video signal introduced as input; oscillation means for oscillating and generating, in response to the horizontal synchronizing signal thus separated, clock pulses of a frequency of repetition which is an even-number multiple of the horizontal scanning frequency; a first counter for counting the clock pulses thus generated and producing as output a first pulse when the pulse count becomes a predetermined number correlated to the ratio of the horizontal scanning period and the vertical scanning period of the composite video signal; a waveform shaping circuit supplied with the vertical synchronizing signal thus separated and the clock pulses thus generated and producing as output a second pulse, which is synchronized with the clock pulses, every time the vertical synchronizing signal is supplied as input; means for shaping the first pulse from the first counter and producing as an output phase comparing pulse; phase comparison means for comparing the phases of the phase comparing pulse thus produced as output and of the second pulse from the waveform shaping circuit; switching means controlled in switching operation by output pulses of the phase comparison means and thereby carrying out the operation of selectively producing as output the second pulse out of the first and second pulses and supplying the second pulse to the first counter thereby to place the first counter in a first reset state when the phases of the two input pulses supplied to the phase comparison means are not continuously coincident during a specific vertical scanning period and the operation of selectively producing as output the first pulse and supplying the same to the first counter thereby to place the first counter in a second reset state when the phases of two input pulses supplied to the phase comparison means are continuously coincident in specific vertical scanning periods; and means for shaping pulses produced as output from the first counter and synchronized with the vertical synchronizing signal.
Claim 2
Dependent Claim
336 words
A vertical synchronization circuit comprising: means for separating a horizontal synchronizing signal and a vertical synchronizing signal from a composite video signal introduced as input; oscillation means for oscillating and generating, in response to the horizontal synchronizing signal thus separated, clock pulses of a frequency of repetition which is an even-number multiple of the horizontal scanning frequency; a first counter for counting the clock pulses thus generated and producing as output a first pulse when the pulse count becomes a predetermined number correlated to the ratio of the horizontal scanning period and the vertical scanning period of the composite video signal; a waveform shaping circuit supplied with the vertical synchronizing signal thus separated and the clock pulses thus generated and producing as output a second pulse, which is synchronized with the clock pulses, every time the vertical synchronizing signal is supplied as input; means for shaping the first pulse from the first counter and producing as an output phase comparing pulse; phase comparison means for comparing the phases of the phase comparing pulse thus produced as output and of the second pulse from the waveform shaping circuit; switching means controlled in switching operation by output pulses of the phase comparison means and thereby carrying out the operation of selectively producing as output the second pulse out of the first and second pulses and supplying the second pulse to the first counter thereby to place the first counter in a first reset state when the phases of the two input pulses supplied to the phase comparison means are not continuously coincident during a specific vertical scanning period and the operation of selectively producing as output the first pulse and supplying the same to the first counter thereby to place the first counter in a second reset state when the phases of two input pulses supplied to the phase comparison means are continuously coincident in specific vertical scanning periods; and means for shaping pulses produced as output from the first counter and synchronized with the vertical synchronizing signal.
Claim 3
Dependent Claim
135 words
A vertical synchronization circuit as claimed in claim 1 wherein the waveform shaping circuit comprises: an RS flip-flop set by the separated vertical synchronizing signal; a first D-type flip-flop to which is applied as input the output of the RS flip-flop; a second D-type flip-flop cascade connected to the first D-type flip-flop; means for supplying with different phases the clock pulses respectively to clock input terminals of the first and second D-type flip-flops; a first gate circuit for subjecting the output pulse of the second D-type flip-flop and the vertical synchronizing signal to a logical operation and resetting the RS flip-flop with a resulting output pulse; and a second gate circuit for subjecting the output pulses respectively of the first and second D-type flip-flops to a logical operation thereby producing as output the second pulse.
Claim 4
Dependent Claim
75 words
A vertical synchronization circuit as claimed in claim 1 wherein the phase comparison means comprises an RS flip-flop having a set terminal to which is supplied a pulse which is generated once every vertical scanning period from the waveform shaping circuit and having a reset terminal to which is supplied a pulse from the switching means and a second counter to which is supplied the output pulses of the RS flip-flop as input for counting.
Claim 5
Dependent Claim
47 words
A vertical synchronization circuit as claimed in claim 1 wherein the oscillation means oscillates and generates clock pulses of a frequency which is twice the horizontal scanning frequency, and the first counter produces as output the first pulse every time it counts 525 of the clock pulses.
Claim 6
Dependent Claim
72 words
A vertical synchronization circuit as claimed in claim 2 wherein the waveform shaping circuit further has a second RS flip-flop having a set terminal to which is supplied the output signal of the first counter and a reset terminal to which is supplied a reset signal for the first counter and a third gate circuit for AND-gating the output of the second gate circuit and the output of the second RS flip-flop.
References Cited (Backward Citations)
US3688037A
Cited
US3691297A
Cited
US3814855A
Cited
US3906155A
Cited
US3899635A
Cited
US4063288A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1983-10-28 | 1984-04-28 | 1984-10-28 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1987-10-28 | 1988-04-28 | 1988-10-28 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1991-10-28 | 1992-04-28 | 1992-10-28 | $7700.00 | Window Closed / Lapsed |