Patent US801194A successfully refreshed from Google Patents.
Patent US4177455A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4177455A Expired / Lapsed US ⏱️ 0.0 years remaining

Electrically configurable high-low decoder

Assignee: NCR Voyix Corp
•
Filing: 1978-01-09
•
Granted: 1979-12-04
•
Expires: 1998-01-09
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An electrically configurable decoder including selectively configurable combinations of a plurality of basic decode circuits. The electrically configurable decoder includes a plurality of mode selection inputs, a plurality of address inputs, a plurality of logic level definition inputs, and a plurality of disable inputs. Various combinations of decoding functions are provided by the electrically configurable decoder in response to the mode selection inputs. A plurality of selection circuits selectively decodes various ones of the address inputs and mode selection inputs to produce signals which are applied to decode inputs and enable inputs of the basic decoder circuits. A logical "one" applied to a first one of the logic level definition inputs causes "high" and "low" voltage levels produced at the outputs of a first one of the basic decoder circuits to represent logical "ones" and "zeroes," respectively. A disable signal applied to one of the disable inputs of the electrically configurable decoder causes the outputs of the first basic decoder circuits to assume logical "zero" levels as determined by the first logic level definition input.

Inventors

  • 👤 Rolfe D. Armstrong
  • 👤 George B. Gillow

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-02 07:33
CPC Classifications
H; H03; H03M; H03M7/00; H03M7/001

Claims Analysis

Total Claims: 17
Claim 1
Independent Claim 153 words
A selectively configurable decoder having at least a mode selection input, a plurality of address inputs, and a plurality of outputs, said selectively configurable decoder comprising in combination: (a) a plurality of decoding means each having a plurality of decode inputs for decoding selectable combinations of signals applied to said decode inputs, each of said decoding means having an enable input and a plurality of outputs coupled to respective ones of said outputs of said selectively configurable decoder; (b) first means responsive to said address inputs and said mode selection input for producing said selectable combinations of signals; and (c) second means responsive to said mode selection input and said address inputs and coupled to said enable inputs of said plurality of decoding means for enabling a plurality of combinations of said plurality of decoding means in response to a plurality of combinations of binary logic levels applied to said mode selection input.
Claim 2
Dependent Claim 153 words
A selectively configurable decoder having at least a mode selection input, a plurality of address inputs, and a plurality of outputs, said selectively configurable decoder comprising in combination: (a) a plurality of decoding means each having a plurality of decode inputs for decoding selectable combinations of signals applied to said decode inputs, each of said decoding means having an enable input and a plurality of outputs coupled to respective ones of said outputs of said selectively configurable decoder; (b) first means responsive to said address inputs and said mode selection input for producing said selectable combinations of signals; and (c) second means responsive to said mode selection input and said address inputs and coupled to said enable inputs of said plurality of decoding means for enabling a plurality of combinations of said plurality of decoding means in response to a plurality of combinations of binary logic levels applied to said mode selection input.
Claim 3
Dependent Claim 48 words
The selectively configurable decoder of claim 1 having two mode selection inputs, wherein said second means is responsive to both of said mode selection inputs for enabling four combinations of said plurality of decoding means in response to the four possible combinations of said two mode selection inputs.
Claim 4
Dependent Claim 55 words
The selectively configurable decoder of claim 1 wherein each one of said outputs of one of said decoding means is selected in response to a different combination of said decode inputs of said one of said decoding means when a logical "zero" is applied to said enable input of said one of said decoding means.
Claim 5
Dependent Claim 67 words
The selectively configurable decoder of claim 2 wherein said selectively configurable decoder has a control input for defining output logic levels of one of said decoding means with respect to output voltage levels thereof, wherein said one of said decoding means has an input coupled to said control input for controlling whether a high voltage output signal or a low voltage output signal is a logical "zero."
Claim 6
Dependent Claim 70 words
The selectively configurable decoder of claim 1 wherein said selectively configurable decoder has a disable input, and wherein said second means includes third means responsive to said disable input for producing a signal on the enable input of one of said decoding means to produce a logical "zero" on all of the outputs of said one of said decoding means when a logical "one" is applied to said disable input.
Claim 7
Dependent Claim 70 words
The selectively configurable decoder of claim 4 wherein said selectively configurable decoder has a disable input, and wherein said second means includes third means responsive to said disable input for producing a signal on the enable input of one of said decoding means to produce a logical "zero" on all of the outputs of said one of said decoding means when a logical "one" is applied to said disable input.
Claim 8
Dependent Claim 16 words
The selectively configurable decoder of claim 6 wherein each of said decoding means are 2-to-4 decoders.
Claim 9
Dependent Claim 71 words
The selectively configurable decoder of claim 1 further including means responsive to one of said address inputs for enabling or disabling said selectively configurable decoder in response to a signal applied to said one of said address inputs, thereby permitting coupling of said selectively configurable decoder to another selectively configurable decoder to produce a decoder capable of decoding more combinations of address inputs than either of said selectively configurable decoders alone.
Claim 10
Dependent Claim 102 words
The selectively configurable decoder of claim 1 wherein said second means decodes a first plurality of combinations of said address inputs to produce output signals representative of respective ones of said first plurality of combinations on respective ones of said outputs of said selectively configurable decoder in response to said first logic level and wherein said second means further decodes a second plurality of combinations of said address inputs to produce output signals representative of respective ones of said second plurality of combinations of said respective ones of said outputs of said selectively configurable decoder in response to said second logic level.
Claim 11
Dependent Claim 94 words
The selectively configurable decoder of claim 7 including a second mode selection input and six of said 2-to-4 decoders, wherein said second means selectively configures said six 2-to-4 decoders to operate as three pairs of 3-to-8 decoders in response to one combination of said first and second mode selection inputs, and as a 4-to-16 decoder and a 3-to-8 decoder in response to a second combination of said first and second mode control inputs, and as a 5-to-24 decoder in response to a third and fourth combination of said first and second mode selection inputs.
Claim 12
Dependent Claim 50 words
The selectively configurable decoder of claim 10 including nine of said address inputs, wherein said second means includes three selection circuits responsive to said two mode selection inputs and various ones of said address inputs, each of said selection circuits applying enable signals, respectively, to two of said decoding circuits.
Claim 13
Dependent Claim 40 words
The selectively configurable decoder of claim 10 wherein said second means is responsive to four of said nine address inputs to disable the entire selectively configurable decoder for two of the four possible combinations of said two mode selection inputs
Claim 14
Dependent Claim 99 words
The selectively configurable decoder of claim 6 wherein one of said decoding means includes a plurality of logic gates responsive to the decode inputs of said one of said decoding means and to the enable input of said one of said decoding means and further includes exclusive OR means responsive to said control input and to said outputs of said plurality of logic gates for producing output signals on said outputs in accordance with matches or mismatches between said control signal and the outputs of said plurality of logic gates, thereby accomplishing said defining of said output logic levels.
Claim 15
Dependent Claim 41 words
The selectively configurable decoder of claim 9 wherein said first plurality of combinations includes the first twenty-four binary combinations of said address inputs, and wherein said second plurality of combinations includes the ninth through the thirty-second combinations of said address inputs.
Claim 16
Dependent Claim 23 words
The selectively configurable decoder of claim 9 wherein said first and second combinations of address inputs are overlapping binary combinations of address inputs.
Claim 17
Dependent Claim 74 words
The selectively configurable decoder of claim 15 coupled to a second selectively configurable decoder as recited in claim 9, wherein said mode selection input of said selectively configurable decoder is at said first logic level and said mode selection input of said second selectively configurable decoder is at said second logic level, and wherein a plurality of the address inputs of said selectively configurable decoder and said second selectively configurable decoder are bussed together.

References Cited (Backward Citations)

US3034719A Cited
US3421151A Cited
US3594730A Cited
US3716851A Cited
US3860908A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1982-12-03 1983-06-04 1983-12-04 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1986-12-03 1987-06-04 1987-12-04 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1990-12-03 1991-06-04 1991-12-04 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag