Patent US4150841A successfully refreshed from Google Patents.
Patent US4122483A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4122483A Expired / Lapsed US ⏱️ 0.0 years remaining

Semiconductor device having reduced leakage current

Assignee: RCA Corp
•
Filing: 1977-09-30
•
Granted: 1978-10-24
•
Expires: 1997-09-30
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A semiconductor mesa device having reduced leakage current comprises a moat substantially completely filled with a passivating material. A layer of conductive material overlies the passivating material and is spaced apart from the adjacent semiconductor material. Such a structure is particularly advantageous for use in low current devices.

Inventors

  • 👤 William Hulstrunk

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-01 17:57
CPC Classifications
H; H10; H10W; H10W74/00; H10W74/10; H10W74/131; H10W74/134; H10D; H10D62/00; H10D62/10; H10D62/102; H10W42/00

Claims Analysis

Total Claims: 7
Claim 1
Independent Claim 118 words
A bipolar semiconductor device comprising: a body of semiconductor material having first and second major surfaces, said first surface having a moat therein, said moat having a sidewall, said moat being substantially completely filled with passivating material; a first region having a one type conductivity adjacent said second surface and a second region having another type conductivity adjacent said first surface and said first region; said first and second regions defining a first PN junction at the interface therebetween, said first PN junction terminating at said sidewall; a layer of conductive material overlying and contacting only said passivating material in said moat, said layer being spaced apart from said second region by a rim of said passivating material.
Claim 2
Dependent Claim 118 words
A bipolar semiconductor device comprising: a body of semiconductor material having first and second major surfaces, said first surface having a moat therein, said moat having a sidewall, said moat being substantially completely filled with passivating material; a first region having a one type conductivity adjacent said second surface and a second region having another type conductivity adjacent said first surface and said first region; said first and second regions defining a first PN junction at the interface therebetween, said first PN junction terminating at said sidewall; a layer of conductive material overlying and contacting only said passivating material in said moat, said layer being spaced apart from said second region by a rim of said passivating material.
Claim 3
Dependent Claim 24 words
A bipolar device as claimed in claim 1 wherein: said moat forms a closed perimeter around at least a portion of said second region.
Claim 4
Dependent Claim 42 words
A bipolar seniconductor device as claimed in claim 1 further comprising: a third region having said one type conductivity within said second region and forming a second PN junction at the interface therewith, said second PN junction terminating at said first surface.
Claim 5
Dependent Claim 44 words
A bipolar semiconductor device as claimed in claim 3 further comprising: first, second and third electrode means overlying and electrically contacting said first, second and third regions, respectively, said first, second and third electrode means being electrically isolated from said layer of conductive material.
Claim 6
Dependent Claim 41 words
A bipolar semiconductor device as claimed in claim 1 further comprising: first and second electrode means overlying and electrically contacting said first and second regions, respectively, said first and second electrode means being electrically isolated from said layer of conductive material.
Claim 7
Dependent Claim 38 words
A bipolar semiconductor device as claimed in claim 1 wherein: said moat has a lateral width of about 0.013 cm in the plane of said first surface; and said rim has a lateral width of about 0.0025 cm.

References Cited (Backward Citations)

US3737701A Cited
US3979765A Cited
US4048649A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1981-10-23 1982-04-24 1982-10-24 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1985-10-23 1986-04-24 1986-10-24 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1989-10-23 1990-04-24 1990-10-24 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag