Patent US4112498A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4112498A Expired / Lapsed US ⏱️ 0.0 years remaining

Digital correlation receiver

Assignee: Siemens AG
•
Filing: 1977-02-03
•
Granted: 1978-09-05
•
Expires: 1997-02-03
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A digital correlation receiver, particularly for satellite communications transmission, wherein the signal channels or bursts, from various ground stations, combined in a time division multiplex (t.d.m.) arrangement and provided with a preamble comprising a synchronizing word, are time-staggered at the satellite end, and, relative to the reference burst which marks the beginning of the frame, are combined to form a frame and retransmitted with time division multiplex access (TDMA); in which a shift register receives the incoming bit flow at the receiving end and comparators are connected to the individual cells of the shift register, and at whose second comparator inputs a logic state exists representing the synchronizing word to which the received word should correspond, the output of the respective comparators being supplied, in respective combinations, to successive groups of adder stages which are interconnected over corresponding stores, with the respective addition results being supplied to an analysis circuit from which the correlation peak is derived.

Inventors

  • 👤 Udo Reiner
  • 👤 Gerhard Hinrichsen

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-23 14:20
CPC Classifications
H; H04; H04B; H04B7/00; H04B7/14; H04B7/15; H04B7/204; H04B7/212; H04B7/2125; H04J; H04J3/00; H04J3/02; H04J3/06; H04J3/0602; H04J3/0605; H04J3/0608

Claims Analysis

Total Claims: 5
Claim 1
Independent Claim 288 words
In a digital correlation receiver, in particular for satellite communications transmission, in which the signal bursts, which are combined in a time division multiplex arrangement and provided with a preamble comprising a synchronizing word, from various ground stations, are time-staggered at the satellite end and, relative to the reference burst which marks the beginning of the frame, are combined to form a frame and retransmitted with time division multiple access, the combination of a shift register to which the incoming bit flow at the receiving end is supplied, comparator means to which the individual cells of the shift register are connected, and at whose second comparator inputs a logic state exists representing the synchronizing word, with which the received word in the respective shift register cells, following complete input thereof into the register, should coincide, a first group of adder stages to which is connected the respective outputs of the comparator means, a plurality of storage elements, each adder stage having a pair of outputs, respectively having the values 2 0 and 2 1 , each of which outputs is connected to a respective storage element, at least one second group of adder stages, to which outputs of said storage elements are connected in predetermined grouping, further storage elements to which the intermediate addition results of said second group of adder stages are respectively supplied, an analysis device, means for producing a data word, said means connected between said second group of adder stages and said analysis device to provide said data word as an input to said analysis device, said analysis device in the presence of a correct data word supplying a correlation signal, and timing means for controlling such shift register and the respective storage elements.
Claim 2
Dependent Claim 288 words
In a digital correlation receiver, in particular for satellite communications transmission, in which the signal bursts, which are combined in a time division multiplex arrangement and provided with a preamble comprising a synchronizing word, from various ground stations, are time-staggered at the satellite end and, relative to the reference burst which marks the beginning of the frame, are combined to form a frame and retransmitted with time division multiple access, the combination of a shift register to which the incoming bit flow at the receiving end is supplied, comparator means to which the individual cells of the shift register are connected, and at whose second comparator inputs a logic state exists representing the synchronizing word, with which the received word in the respective shift register cells, following complete input thereof into the register, should coincide, a first group of adder stages to which is connected the respective outputs of the comparator means, a plurality of storage elements, each adder stage having a pair of outputs, respectively having the values 2 0 and 2 1 , each of which outputs is connected to a respective storage element, at least one second group of adder stages, to which outputs of said storage elements are connected in predetermined grouping, further storage elements to which the intermediate addition results of said second group of adder stages are respectively supplied, an analysis device, means for producing a data word, said means connected between said second group of adder stages and said analysis device to provide said data word as an input to said analysis device, said analysis device in the presence of a correct data word supplying a correlation signal, and timing means for controlling such shift register and the respective storage elements.
Claim 3
Dependent Claim 48 words
The combination of claim 1, wherein said means for producing a data word includes a direct connection between one of said further storage elements and said analysis device and a third group of adder stages connected between the others of said further storage elements and said analysis device.
Claim 4
Dependent Claim 249 words
The combination according to claim 2, wherein a 9-bit synchronizing word is utilized and at least three groups of adder stages are employed, said first adder stage comprising three adders, each of which receives from the associated stores the comparison results of three cells of the shift register, the second adder stage comprising two adders, the first of which receives from the associated stores, the 2 0 output values of each of the three adders of the first adder stage, and the second of which from the associated stores of which receives the 2 1 output values of the first adders of the first adder stage and the carry over from the first adder of the second adder stage, and the third adder stage comprising two adders, the first of which receives from the associated stores the 2 1 output value of the second adder of the second stage and the 2 1 output value of the third adder of the first stage, the second adder of the third stage receiving from the associated stores the 2 2 output value of the second adder of the second stage and the carry over from the first adder of the third stage, the 2 0 output of the first adder of the second stage, the 2 1 output value of the first adder of the third stage, and the 2 2 and 2 3 output values of the second adder of the third stage all being supplied to the analysis circuit.
Claim 5
Dependent Claim 23 words
The combination according to claim 1, wherein the shift register and the individual storage elements are driven by a common pulse train stage.

References Cited (Backward Citations)

US3363233A Cited
US3346844A Cited
US3656109A Cited
US3760355A Cited
US3796868A Cited
US3947673A Cited
US4010420A Cited
US4006302A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1981-09-04 1982-03-06 1982-09-05 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1985-09-04 1986-03-06 1986-09-05 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1989-09-04 1990-03-06 1990-09-05 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag