US4090096A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Timing signal generator circuit
Assignee: NEC Corp
•
Filing: 1977-03-29
•
Granted: 1978-05-16
•
Expires: 1997-03-29
Abstract
Abstract A timing signal generator includes a field-effect transistor having a drain supplied with a command signal and a source connected to an output node. The gate of the transistor is connected to a circuit node which is precharged to a voltage to render the transistor conductive prior to the activation of the command signal. A delay circuit having a predetermined delay time has an input connected to the output node and an output connected to a circuit for discharging the output node and the circuit node in response to the output of the delay circuit.
Inventors
- 👤 Akira Nagami
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-23 02:32
CPC Classifications
G; G11; G11C; G11C11/00; G11C11/21; G11C11/34; G11C11/40; G11C11/401; G11C11/4063; G11C11/407; G11C11/4076; H; H03; H03K; H03K5/00; H03K5/01; H03K5/04; H03K5/05; H03K5/13; H03K5/135
Claims Analysis
Total Claims: 11
Claim 1
Independent Claim
143 words
A timing signal generator circuit comprising a field-effect transistor having a gate, a source and a drain, said drain being supplied with a first signal of predetermined pulse width, said source being connected to a capacitive output node, and said gate being connected to a capacitive circuit node; means for precharging said circuit node to a voltage sufficient to cause said transistor to be in a conductive state before said first signal is applied to said drain of said transistor; a delay circuit having a predetermined delay time and having an input connected to said output node; and means connected to the output of said delay circuit for discharging said output node and said circuit node following the charging of said capacitive output node to a level indicative of said first signal, when applied in response to the output of said delay circuit.
Claim 2
Dependent Claim
143 words
A timing signal generator circuit comprising a field-effect transistor having a gate, a source and a drain, said drain being supplied with a first signal of predetermined pulse width, said source being connected to a capacitive output node, and said gate being connected to a capacitive circuit node; means for precharging said circuit node to a voltage sufficient to cause said transistor to be in a conductive state before said first signal is applied to said drain of said transistor; a delay circuit having a predetermined delay time and having an input connected to said output node; and means connected to the output of said delay circuit for discharging said output node and said circuit node following the charging of said capacitive output node to a level indicative of said first signal, when applied in response to the output of said delay circuit.
Claim 3
Dependent Claim
60 words
The timing signal generator circuit of claim 1, wherein said precharging means comprises a second field-effect transistor having a gate, a source and a drain, said drain being connected to one terminal of a power source, said source being connected to said circuit node, and said gate being supplied with a second signal opposite in polarity to said first signal.
Claim 4
Dependent Claim
82 words
The timing signal generator circuit of claim 2, wherein said discharging means comprises third and fourth field-effect transistors each having a gate, a source and a drain, said gates of said third and fourth transistors being connected to the output of said delay circuit, said sources of said third and fourth transistors being connected to the other terminal of said power source, and said drains of said third and fourth transistors being respectively connected to said circuit node and said output node.
Claim 5
Dependent Claim
21 words
The timing signal generator circuit of claim 3, further comprising a capacitor connected between said output node and said circuit node.
Claim 6
Dependent Claim
26 words
The timing signal generator circuit of claim 4, wherein said delay time of said delay circuit is shorter than the pulse width of said first signal.
Claim 7
Dependent Claim
62 words
The timing signal generator circuit of claim 3, in which said delay circuit includes first, second and third pairs of additional series-connected field-effect transistors connected in cascade, the gate of one of said first pair of transistor being connected to said output node, said output of said delay circuit being defined at the source-drain connection of said third pair of additional transistors.
Claim 8
Dependent Claim
58 words
The timing signal generator circuit of claim 6, in which said second signal is applied to the gate of the other transistor in said first pair of additional transistors and to the gate of one of said second pair of transistors, and said first signal is applied to the gate of one of said third pair of transistors.
Claim 9
Dependent Claim
82 words
The timing signal generator circuit of claim 1, wherein said discharging means comprises second and third field-effect transistors each having a gate, a source and a drain, said gates of said second and third transistors being connected to the output of said delay circuit, said sources of said second and third transistors being connected to the other terminal of said power source, and said drains of said second and third transistors being respectively connected to said circuit node and said output node.
Claim 10
Dependent Claim
21 words
The timing signal generator circuit of claim 1, further comprising a capacitor connected between said output node and said circuit node.
Claim 11
Dependent Claim
26 words
The timing signal generator circuit of claim 1, wherein said delay time of said delay circuit is shorter than the pulse width of said first signal.
References Cited (Backward Citations)
US3774055A
Cited
US3778784A
Cited
US3866176A
Cited
US3903431A
Cited
US3906464A
Cited
US3959781A
Cited
US3988617A
Cited
US4061933A
Cited
US4038646A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1981-05-15 | 1981-11-14 | 1982-05-16 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1985-05-15 | 1985-11-14 | 1986-05-16 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1989-05-15 | 1989-11-14 | 1990-05-16 | $7700.00 | Window Closed / Lapsed |