Error detection and correction capability for a memory system

Claim 2

A memory system comprising: a backing store for storing information words, said backing store including a plurality of word locations, each number of said plurality of word locations defining a block of word locations; error detection and correction circuit means operatively connected to said backing store for detecting and correcting errors in the words read out from said backing store during a backing store cycle of operation; a cache store for storing blocks of information words, said cache store having a plurality of word locations, each number of said plurality of word locations defining a block of word locations; cache error detection means operatively connected to said cache store, said error detection means being operative to generate an error signal upon detection of an error in a block of information words read out from said cache store during a cache cycle of operation; a directory store including a plurality of word locations corresponding in number to the number of blocks in said cache store, each word location for storing a block address designating where a particular block of information is stored in said cache store; directory error detection means operatively connected to said directory store, said error detection means being operative to generate an error signal upon detection of the occurrence of an error condition in said directory store during said cache cycle of operation; control means operatively connected to said cache store, to said directory store and to said backing store, said control means for controlling the operation of said cache store, said directory store and said backing store, said control means including: input register means connected to receive read memory commands, each coded to include an address specifying which ones of said word locations are to be referenced; and, command decode circuit means connected to said input register means for decoding said memory commands, said decode circuit means in response to each read command being operative to generate control signals for selectively enabling said directory store, said backing store and said cache store for read out of a block address and said information words specified by said read command; comparison means connected to said directory store and to said input register means for comparing said address to said memory command with said block address read out from said directory store in response to said memory command and for generating an output compare signal indicative of an address comparison; and, hit control means for generating a hit signal in response to said output compare signal for indicating when the information words specified to be fetched by said read command are stored in said cache store, said hit control means being coupled to said comparison means, said cache error detection means and said directory error detection means, said hit control means being conditioned by the occurrence of any one of said error signals for generating said hit signal in response to said compare signal to simulate a condition which is opposite to that represented by said hit signal thereby enabling a correct version of said information words to be fetched from said backing store.

Claim 3

The system of claim 1 wherein said control means further includes backing store request circuit means coupled to said command decode circuit means and to said hit control means, said request circuit means being conditioned by said command decode circuit means and said hit control means to generate a request signal for conditioning said backing store to read out said correct version of the information words specified by said read command during said backing store cycle of operation concurrent with said cache cycle of operation in which said error signal is generated.

Claim 4

The system of claim 2 wherein said hit control means includes bistable storage means having input gating means connected to receive said output compare signal and said error signals from said directory and cache error detection means, said input gating means being selectively conditioned by said error signals to switch said bistable storage means from a first state to a second state in response to said output compare signal.

Claim 5

The system of claim 3 wherein said first and second states correspond to a binary ZERO and binary ONE respectively, said binary ONE being representative of said hit signal.

Claim 6

The system of claim 2 wherein said block of said backing store word locations is arranged to store error detection and correcting codes generated to the information words of said block when written into said backing store, said error detection and correction circuit means being operative in response to said error checking codes and information words read out from said backing store during said backing store cycle of operation to locate and correct any errors in said information words, and wherein said cache store word locations are arranged to store parity check bits for checking the correctness of said information words read from said cache store, said error detection means including cache parity generation circuit means connected to receive signals representative of an information word and said parity check bits read from said cache store, said parity generation circuit means being operative to generate said error signal when said check bits indicate that said information word is in error.

Claim 7

The system of claim 5 wherein each information word includes a number of bytes and a corresponding number of parity check bits, said cache parity generation circuit means including a plurality of parity generation circuits equal in number to said number of bytes and said cache store further including output selection means coupled to said command decode circuit means, said comparison means and to said cache parity generation circuit means, said output selection means being operative to apply to each of said parity generation circuits, signals representative of a different one of said bytes and a parity check bit, said each parity generation circuit being operative to generate said error signal when said parity check bit indicates that said byte is in error.

Claim 8

The system of claim 2 wherein each of said directory store locations is arranged to store a parity check bit for checking the correctness of the block addresses read from each of said locations, said error detection means including directory parity check circuit means connected to receive signals corresponding to each block address including said parity check bit read from said directory store and said parity check circuit means being operative to generate an error signal indicating when said block address is incorrect.

Claim 9

The system of claim 7 wherein said directory store includes a plurality of storage levels, each for storing a block address designating where in said cache store a particular block of information is stored; said comparison means including a plurality of comparator circuits equal in number to said plurality of levels, each comparator circuit for comparing said read command address with the block address read out from a different one of said plurality of storage levels and for generating an output signal indicating the presence of a true comparison; and, said error checking means further including multiple detector gating means coupled to each of said comparator circuits, said detector gating means being conditioned by the presence of said output signal from at least a pair of said plurality of said comparator circuits to generate said error signal for simulating said condition.

Claim 10

The system of claim 8 wherein said directory parity check circuit means includes: a plurality of parity generator circuits equal in number to said plurality of levels, each of said plurality of parity generator circuits being connected to receive the block address read out from a different one of said plurality of storage levels and generate a parity bit signal for said block address; and, a plurality of summing circuits equal in number to said plurality of levels, each of said summing circuits being connected to receive said parity bit signal from a different one of said plurality of parity generator circuits and said parity check signal read out from a different one of said storage levels, said each summing circuit being operative upon detection of a non-comparison between said parity signals to generate said error signal.

Claim 11

The system of claim 2 wherein each read command includes a predetermined bit for selectively bypassing the storage of information in said cache store specified by said each read command, said bit when in a predetermined state conditioning said command decode circuit means to generate control signals for writing said correct version of said information words read out from said backing store into said cache store and said hit register means further including gating means connected to said cache error detection means and to said directory store, said gating means in response to said error signal conditioning said directory store to enable writing of said correct version of said information words into the block of word locations specified by said block address referenced by said memory command address for correction of transit error conditions.

Claim 12

For use in an input/output system including a plurality of command modules, each including command generating means for generating memory commands, a memory system connected in common with said plurality of command modules comprising: a backing store including a plurality of word locations for storing information words, said backing store further including error detection and correction circuit means operatively connected for realibly detecting and correcting errors in the information words read out from said backing store during a backing store cycle of operation; a cache store including a plurality of word locations for storing blocks of information words, said cache store further including cache error detection means operatively connected to generate an error signal upon detection of an error in a block of information words read out from said cache store during a cache cycle of operation; a directory store including a plurality of word locations corresponding in number to the number of blocks in said cache store, each word location for storing a block address designating where a particular block of information is stored, said directory store further including directory error detection means operatively connected to generate an error signal upon the detection of an error condition in said directory store occurring during said cache cycle of operation; control means operatively connected to said cache store, said directory store and to said backing store, said control means for initiating a memory cycle of operation involving concurrent cycles of operation in said cache store, said directory store and said backing store, said control means including: input register means connected to receive said memory commands, each coded to include an address specifying which ones of said word locations are to be referenced during a memory cycle of operation; and, command decode circuit means connected to said input register means for decoding said memory commands, said decode circuit means in response to each read command being operative to generate control signals for selectively enabling said directory store, said backing store and said cache store for read out of a block address and said information words specified by said read command; comparison means connected to said directory store and to said input register means for comparing said address of said memory command with said block address read out from said directory store in response to said memory command and for generating an output compare signal indicative of an address comparison; and, hit control means for generating a hit signal in response to said output compare signal indicating when the information words specified to be fetched by said read command are stored in said cache store, said hit control means being coupled to said comparison means, said cache error detection means and said directory error detection means, said hit control means being conditioned by the occurrence of any one of said error signals from generating said hit signal in response to said compare signal to simulate a miss condition enabling a correct version of said information words specified to be fetched from said backing store during said memory cycle of operation.

Claim 13

For use in an input/output system including a plurality of command modules, each including command generating means for generating memory commands, a memory system connected in common with said plurality of command modules comprising: a backing store including a plurality of word locations for storing information words, said backing store further including error detection and correction circuit means operatively connected for realibly detecting and correcting errors in the information words read out from said backing store during a backing store cycle of operation; a cache store including a plurality of word locations for storing blocks of information words, said cache store further including cache error detection means operatively connected to generate an error signal upon detection of an error in a block of information words read out from said cache store during a cache cycle of operation; a directory store including a plurality of word locations corresponding in number to the number of blocks in said cache store, each word location for storing a block address designating where a particular block of information is stored, said directory store further including directory error detection means operatively connected to generate an error signal upon the detection of an error condition in said directory store occurring during said cache cycle of operation; control means operatively connected to said cache store, said directory store and to said backing store, said control means for initiating a memory cycle of operation involving concurrent cycles of operation in said cache store, said directory store and said backing store, said control means including: input register means connected to receive said memory commands, each coded to include an address specifying which ones of said word locations are to be referenced during a memory cycle of operation; and, command decode circuit means connected to said input register means for decoding said memory commands, said decode circuit means in response to each read command being operative to generate control signals for selectively enabling said directory store, said backing store and said cache store for read out of a block address and said information words specified by said read command; comparison means connected to said directory store and to said input register means for comparing said address of said memory command with said block address read out from said directory store in response to said memory command and for generating an output compare signal indicative of an address comparison; and, hit control means for generating a hit signal in response to said output compare signal indicating when the information words specified to be fetched by said read command are stored in said cache store, said hit control means being coupled to said comparison means, said cache error detection means and said directory error detection means, said hit control means being conditioned by the occurrence of any one of said error signals from generating said hit signal in response to said compare signal to simulate a miss condition enabling a correct version of said information words specified to be fetched from said backing store during said memory cycle of operation.

Claim 14

The system of claim 11 wherein said control means further includes backing store request circuit means coupled to said command decode circuit means and to said hit register means, said request circuit means being conditioned by said command decode circuit means and said hit control means to generate a request signal for conditioning said backing store to read out said correct version of the information words specified by said read command during said memory cycle of operation.

Claim 15

The system of claim 12 wherein said hit control means includes bistable storage means having input gating means connected to receive said output compare signal and said error signals from said directory and cache error detection means, said input gating means being selectively conditioned by said error signals to switch said bistable storage means from a first state to a second state in response to said output compare signal.

Claim 16

The system of claim 13 wherein said first and second states correspond to a binary ZERO and binary ONE respectively, said binary ONE being representative of said hit signal.

Claim 17

The system of claim 12 wherein each block of said backing store word locations is arranged to store error detection and correcting codes (EDAC) generated for the information words of said block when written into said backing store, said error detection and correction circuit means being operative in response to said EDAC codes and information words read out from said backing store during said backing store cycle of operation to locate and correct any errors in said information words, and wherein said cache store word locations are arranged to store parity check bits for checking the correctness of said information words read from said cache store, said error detection means including cache parity generation circuit means connected to receive signals representative of an information word and said parity check bits read from said cache store, said parity generation circuit means being operative to generate said error signal when said check bits indicate that said information word is in error.

Claim 18

The system of claim 15 wherein each information word includes a number of bytes and a corresponding number of parity check bits, said cache parity generation circuit means including a plurality of parity generation circuits equal in number to said number of bytes and said cache store further including output selection means coupled to said command decode circuit means, said comparison means and to said cache parity generation circuit means, said output selection means being operative to apply to each of said parity generation circuits, signals representative of a different one of said bytes and a parity check bit, said each parity generation circuit being operative to generate said error signal when said parity check bit indicates that said byte is in error.

Claim 19

The system of claim 12 wherein each of said directory store locations is arranged to store a parity check bit for checking the correctness of the block addresses read from each of said locations, said error detection means including directory parity check circuit means connected to receive signals corresponding to each block address including said parity check bit read from said directory store and said parity check circuit means being operative to generate an error signal indicating when said block address is incorrect.

Claim 20

The system of claim 17 wherein said directory store includes a plurality of storage levels, each for storing a block address designating where in said cache store a particular block of information is stored; said comparison means including a plurality of comparator circuits equal in number to said plurality of levels, each comparator circuit for comparing said read command address with the block address read out from a different one of said plurality of storage levels and for generating an output signal indicating the presence of a true comparison; and, said error checking means further including multiple detector gating means coupled to each of said comparator circuits, said detector gating means being conditioned by the presence of said output signal from at least a pair of said plurality of said comparator circuits to generate said error signal for simulating said miss condition.

Claim 21

The system of claim 18 wherein said directory parity check circuit means includes: a plurality of parity generator circuits equal in number to said plurality of levels, each of said plurality of parity generator circuits being connected to receive the block address read out from a different one of said plurality of storage levels and generate a parity bit signal for said block address; and, a plurality of summing circuits equal in number to said plurality of levels, each of said summing circuits being connected to receive said parity bit signal from a different one of said plurality of parity generator circuits and said parity check signal read out from a different one of said storage levels, said each summing circuit being operative upon detection of a non-comparison between said parity signals to generate said error signal.

Claim 22

The system of claim 12 wherein each read command includes a predetermined bit for designating when access to said cache store is to be bypassed during a read operation, said bit when in a predetermined state conditioning said command decode circuit means to generate control signals for writing said correct version of said information words read out from said backing store into said cache store and said hit control means further including gating means connected to said cache error detection means and to said directory store, said gating means in response to said error signal conditioning said directory store to enable writing of said correct version of said information words into the block of word locations specified by said block address referenced by said memory command address for correction of transit error conditions.

Claim 23

A memory system comprising: a backing store system including: a backing store having a plurality of word locations for storing information words, and error detection and correction circuit means operatively connected for detecting and correcting errors in the information words read out from said backing store during a memory cycle of operation; a cache store system including: a cache store having a plurality of word locations for storing blocks of information words; a directory store including a plurality of word locations corresponding in number to the number of blocks of said cache store, each word location for storing a block address designating where a particular block of information is stored; and, error checking means connected to generate an error signal upon the detection of an error condition in said cache store system occurring during said cache cycle of operation; control means operatively connected to said cache store system and to said backing store system, said control means for controlling the operation of said cache store and said backing store, said control means including: input register means connected to receive memory commands, each coded to include an address specifying which ones of said word locations are to be referenced during a memory cycle of operation; and, command decode circuit means connected to said input register means for decoding said memory commands, said decode circuit means in response to each read command being operative to generate control signals for selectively enabling said directory store, said backing store and said cache store for read out of a block address and said information words specified by said read command; comparison means connected to said directory store and to said input register means for comparing said address of said memory command with said block address read out from said directory store in response to said memory command and for generating an output compare signal indicative of an address comparison; and, hit control means for generating a hit signal in response to said output compare signal for indicating when the information words specified to be fetched by said read command are stored in said cache store, said hit control means being coupled to said comparison means and said error checking means, said hit control means being conditioned by the occurrence of said error signal from generating said hit signal in response to said compare signal for simulating a miss condition enabling a correct version of said information words specified to be fetched from said backing store system.

Claim 24

A memory system comprising: a backing store system including: a backing store having a plurality of word locations for storing information words, and error detection and correction circuit means operatively connected for detecting and correcting errors in the information words read out from said backing store during a memory cycle of operation; a cache store system including: a cache store having a plurality of word locations for storing blocks of information words; a directory store including a plurality of word locations corresponding in number to the number of blocks of said cache store, each word location for storing a block address designating where a particular block of information is stored; and, error checking means connected to generate an error signal upon the detection of an error condition in said cache store system occurring during said cache cycle of operation; control means operatively connected to said cache store system and to said backing store system, said control means for controlling the operation of said cache store and said backing store, said control means including: input register means connected to receive memory commands, each coded to include an address specifying which ones of said word locations are to be referenced during a memory cycle of operation; and, command decode circuit means connected to said input register means for decoding said memory commands, said decode circuit means in response to each read command being operative to generate control signals for selectively enabling said directory store, said backing store and said cache store for read out of a block address and said information words specified by said read command; comparison means connected to said directory store and to said input register means for comparing said address of said memory command with said block address read out from said directory store in response to said memory command and for generating an output compare signal indicative of an address comparison; and, hit control means for generating a hit signal in response to said output compare signal for indicating when the information words specified to be fetched by said read command are stored in said cache store, said hit control means being coupled to said comparison means and said error checking means, said hit control means being conditioned by the occurrence of said error signal from generating said hit signal in response to said compare signal for simulating a miss condition enabling a correct version of said information words specified to be fetched from said backing store system.

Claim 25

The system of claim 21 wherein said control means further includes backing store request circuit means coupled to said command decode circuit means and to said hit register means, said request circuit means being conditioned by said command decode circuit means and said hit control means to generate a request signal for conditioning said backing store system to read out said correct version of the information words specified by said read command during said backing store cycle of operation concurrent with said cache cycle of operation in which said error signal is generated.

Claim 26

The system of claim 22 wherein said hit control means includes bistable storage means having input gating means connected to receive said output compare signal and said error signal from error detection means, said input gating means being selectively conditioned by said error signal to switch said bistable storage means from a first state to a second state in response to said output compare signal.

Claim 27

The system of claim 22 wherein each block of said backing store word locations is arranged to store error detection and correcting codes generated for the information words of said block when written into said backing store, said error detection and correction circuit means being operative in response to said error checking codes and information words read out from said backing store during said backing store cycle of operation to locate and correct any errors in said information words, and wherein said cache store word locations are arranged to store parity check bits for checking the correctness of said information words read from said cache store, said error detection means including cache parity generation circuit means connected to receive signals representative of an information word and said parity check bits read from said cache store, said parity generation circuit means being operative to generate said error signal when said check bits indicate that said information word is in error.

Claim 28

The system of claim 24 wherein each of said directory store locations is arranged to store a parity check bit for checking the correctness of the block addresses read from each of said locations, said error detection means further including directory parity check circuit means connected to receive signals corresponding to each block address including said parity check bit read from said directory store and said parity check circuit means being operative to generate an error signal indicating when said block address is incorrect.

Claim 29

The system of claim 25 wherein said directory store includes a plurality of storage levels, each for storing a block address designating where in said cache store a particular block of information is stored; said comparison means including a plurality of comparator circuits equal in number to said plurality of levels, each comparator circuit for comparing said read command address with the block address read out from a different one of said plurality of storage levels and for generating an output signal indicating the presence of a true comparison; and, said error checking means further including multiple detector gating means coupled to each of said comparator circuits, said detector gating means being conditioned by the presence of said output signal from at least a pair of said plurality of said comparator circuits to generate said error signal for simulating said miss condition.

Claim 30

The system of claim 22 wherein each read command includes a predetermined bit for selectively bypassing the storage of information in said cache store specified by said each read command, said bit when in a predetermined state conditioning said command decode circuit means to generate control signals for writing said correct version of said information words read out from said backing store into said cache store and said hit control means further including gating means connected to said error detection means and to said directory store, said gating means in response to said error signal conditioning said directory store to enable writing of said correct version of said information words into the block of word locations specified by said block address referenced by said memory command address for correction of errors caused by transit conditions.