Patent US4180633A successfully refreshed from Google Patents.
Patent US4074237A successfully refreshed from Google Patents.
US4074237A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Word line clamping circuit and decoder
Assignee: International Business Machines Corp
•
Filing: 1976-03-08
•
Granted: 1978-02-14
•
Expires: 1996-03-08
Abstract
Abstract A word line clamping circuit for use with field effect transistor memories is disclosed which permits the clamping of the word line to a reference potential using a minimum of devices and without the consumption of d.c. power so that multi-level bit line potentials may be utilized during the memory cycle. This is achieved by connecting a field effect transistor (FET) between word line and ground under control of a word line decoder so that a node associated with the last mentioned FET is held in either an uncharged or charged condition depending on whether the decoder is selecting its associated word line or not selecting it. Because the unselected word lines are held at ground during a portion of the memory cycle when reading or writing of memory cells associated with a selected word line is taking place, any capacitive coupling which might change the content of cells associated with unselected word lines is avoided and, for whatever the reason, bit line potentials may now be changed to different levels without affecting information storage during the memory cycle. Two circuits are shown which, under control of the word line decoder, permit the grounding of unselected word lines during at least a major portion of the memory cycle.
Inventors
- 👤 Dominic P. Spampinato
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-23 18:09
CPC Classifications
G; G11; G11C; G11C8/00; G11C8/08; G11C8/10
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
261 words
A word line clamping circuit comprising a memory array word line, a decoder circuit adapted for operating in a selected and nonselected mode including a plurality of actuable field effect transistors, means connected to said word line for applying word line potential to said word line when said word line is selected including a first field effect transistor having source, drain and gate electrodes and a bootstrap capacitor connected across the drain and gate electrodes thereof, means connected to said decoder and said word line for clamping said word line to a reference potential when said word line is unselected including a second field effect transistor having source, drain and gate electrodes connected between said word line and said reference potential, third, fourth and fifth field effect transistors each having source, drain and gate electrodes and at least one of said plurality of actuable field effect transistors operable during a first interval for applying charge to said first and second field effect transistors rendering them operable, the source electrode of said fourth field effect transistor being connected to the gate electrode of said fifth field effect transistor, means connected to said fourth field effect transistor and at least one of said plurality of field effect transistors for maintaining them operable during at least a portion of a second interval, and, means connected to said fifth field effect transistor for rendering it inoperable during said second interval to trap charge on said gate of said second field effect transistor holding said last-mentioned transistor operable and maintaining reference potential on said word line.
Claim 2
Dependent Claim
261 words
A word line clamping circuit comprising a memory array word line, a decoder circuit adapted for operating in a selected and nonselected mode including a plurality of actuable field effect transistors, means connected to said word line for applying word line potential to said word line when said word line is selected including a first field effect transistor having source, drain and gate electrodes and a bootstrap capacitor connected across the drain and gate electrodes thereof, means connected to said decoder and said word line for clamping said word line to a reference potential when said word line is unselected including a second field effect transistor having source, drain and gate electrodes connected between said word line and said reference potential, third, fourth and fifth field effect transistors each having source, drain and gate electrodes and at least one of said plurality of actuable field effect transistors operable during a first interval for applying charge to said first and second field effect transistors rendering them operable, the source electrode of said fourth field effect transistor being connected to the gate electrode of said fifth field effect transistor, means connected to said fourth field effect transistor and at least one of said plurality of field effect transistors for maintaining them operable during at least a portion of a second interval, and, means connected to said fifth field effect transistor for rendering it inoperable during said second interval to trap charge on said gate of said second field effect transistor holding said last-mentioned transistor operable and maintaining reference potential on said word line.
Claim 3
Dependent Claim
38 words
A word line clamping circuit according to claim 1 wherein said means for applying a word line potential further includes a pulsed source operable during a portion of said second interval connected to said first field effect transistor.
Claim 4
Dependent Claim
39 words
A word line clamping circuit according to claim 1 further including means connected to at least one of said plurality of actuable field effect transistors for actuating said at least one of said plurality of actuable field effect transistors.
Claim 5
Dependent Claim
54 words
A word line clamping circuit according to claim 1 further including a voltage source, and first and second pulsed sources connected to said third and fourth actuable field effect transistors operable during said first interval for connecting said voltage source to said first and second field effect transistors when said word line is unselected.
Claim 6
Dependent Claim
79 words
A word line clamping circuit according to claim 1 wherein in said means connected to said fourth field effect transistor and at least one of said plurality of field effect transistors includes a second pulsed source connected to said gate of said fourth field effect transistor operable during a portion of said second interval and an address line connected to said gate of said at least one of said plurality of field effect transistors operable during said second interval.
Claim 7
Dependent Claim
83 words
A word line clamping circuit according to claim 1 wherein said means connected to said fifth field effect transistor for rendering it inoperable includes a sixth field effect transistor operable during said second interval connected to said source of said fifth field effect transistor and to said plurality of field effect transistors to provide a discharge path for said boot strap capacitor, the decaying potential thereof appearing simultaneously on said source and said gate of said fifth field effect transistor rendering it inoperable.
Claim 8
Dependent Claim
48 words
A word line clamping circuit according to claim 6 further including a third pulsed source operable during said second interval for placing said sixth field effect transistor in an actuated state applying reference potential to said fifth field effect transistor and to said plurality of field effect transistors.
References Cited (Backward Citations)
US3644904A
Cited
US3909806A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1981-02-13 | 1981-08-15 | 1982-02-14 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1985-02-13 | 1985-08-15 | 1986-02-14 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1989-02-13 | 1989-08-15 | 1990-02-14 | $7700.00 | Window Closed / Lapsed |