Patent US4063967A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4063967A Expired / Lapsed US ⏱️ 0.0 years remaining

Method of producing a doped zone of one conductivity type in a semiconductor body utilizing an ion-implanted polycrystalline dopant source

Assignee: Siemens AG
•
Filing: 1975-10-09
•
Granted: 1977-12-20
•
Expires: 1995-10-09
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A semiconductor body is coated at selected areas thereof with a polycrystalline or amorphous semiconductor layer, a dopant is ion-implanted into such polycrystalline or amorphous layer and the resultant structure is then subjected to diffusion conditions to diffuse the dopant from the polycrystalline or amorphous layer into the select zone of the semiconductor body. This process causes very slight disturbances in the crystal lattice of the semiconductor body and provides an adjustable dopant concentration at select surface zones of the semiconductor body.

Inventors

  • 👤 Jurgen Graul
  • 👤 Helmuth Murrmann

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-24 13:24
CPC Classifications
H; H10; H10D; H10D62/00; H10D62/10; H10D62/13; H10D62/133; H10D62/60; H10P; H10P32/00; H10P32/10; H10P32/14; H10P32/1408; H10P32/1414; H10P32/17; H10P32/171; Y; Y10; Y10S; Y10S148/00; Y10S148/024; Y10S148/122; Y10S148/124

Claims Analysis

Total Claims: 12
Claim 1
Independent Claim 109 words
A process for producing a doped zone of one conductivity type in a monocrystalline semiconductor body comprising: applying a dopant-impermeable masking layer onto a select surface of said semiconductor body, said masking layer having at least one window therein for providing access to at least one select zone of the semiconductor body which is to be doped; applying a polycrystalline semiconductor layer uniformly over said masking layer and said select zone of the semiconductor body; ion implanting a dopant in said polycrystalline semiconductor layer; and diffusing said dopant from the polycrystalline semiconductor layer through said window in the masking layer and into the select zone of the semiconductor body.
Claim 2
Dependent Claim 109 words
A process for producing a doped zone of one conductivity type in a monocrystalline semiconductor body comprising: applying a dopant-impermeable masking layer onto a select surface of said semiconductor body, said masking layer having at least one window therein for providing access to at least one select zone of the semiconductor body which is to be doped; applying a polycrystalline semiconductor layer uniformly over said masking layer and said select zone of the semiconductor body; ion implanting a dopant in said polycrystalline semiconductor layer; and diffusing said dopant from the polycrystalline semiconductor layer through said window in the masking layer and into the select zone of the semiconductor body.
Claim 3
Dependent Claim 36 words
A process as defined in claim 1 including removing select portions of the polycrystalline semiconductor layer from the semiconductor body after the diffusion is completed and using the remaining portions of said layer as ohmic contacts.
Claim 4
Dependent Claim 31 words
A process as defined in claim 1 wherein a maximum distribution of the dopant implanted in the polycrystalline semiconductor layer, at least prior to the diffusion step, is within such layer.
Claim 5
Dependent Claim 24 words
A process as defined in claim 3 wherein the thickness of the polycrystalline semiconductor layer is in the range of about 0.15 to 0.5μm.
Claim 6
Dependent Claim 28 words
A process as defined in claim 1 wherein the semiconductor body is composed of silicon, the polycrystalline semiconductor layer is composed of silicon and the dopant is arsenic.
Claim 7
Dependent Claim 48 words
A process as defined in claim 5 wherein the thickness of the polycrystalline semiconductor layer is about 0.3 μm, the ion implantation energy is smaller than 300 keV and the diffusion step includes a diffusion temperature of about 950° C. and a diffusion duration of about 30 minutes.
Claim 8
Dependent Claim 108 words
A process for producing a doped zone of one conductivity type in a monocrystalline semiconductor body comprising: applying a dopant-impermeable masking layer onto a select surface of said semiconductor body, said making layer having at least one window therein for providing access to at least one select zone of the semiconductor body which is to be doped; applying an amorphous semiconductor layer uniformly over said masking layer and said select zone of the semiconductor body; ion implanting a dopant in said amorphous semiconductor layer; and diffusing said dopant from the amorphous layer through said window in the masking layer and into the select zone of the semiconductor body.
Claim 9
Dependent Claim 108 words
A process for producing a doped zone of one conductivity type in a monocrystalline semiconductor body comprising: applying a dopant-impermeable masking layer onto a select surface of said semiconductor body, said making layer having at least one window therein for providing access to at least one select zone of the semiconductor body which is to be doped; applying an amorphous semiconductor layer uniformly over said masking layer and said select zone of the semiconductor body; ion implanting a dopant in said amorphous semiconductor layer; and diffusing said dopant from the amorphous layer through said window in the masking layer and into the select zone of the semiconductor body.
Claim 10
Dependent Claim 36 words
A process as defined in claim 7, including removing select portions of the amorphous semiconductor layer from the semiconductor body after diffusion is completed and using the remaining portions of said amorphous layer as ohmic contacts.
Claim 11
Dependent Claim 28 words
A process as defined in claim 7, wherein the semiconductor body is composed of silicon, the amorphous semiconductor layer is composed of silicon and the dopant is arsenic.
Claim 12
Dependent Claim 48 words
A process as defined in claim 9, wherein the thickness of the amorphous semiconductor layer is about 0.3 μm, the ion implantation energy is smaller than 300 keV and the diffusion step includes a diffusion temperature of about 950° C. and a diffusion duration of about 30 minutes.

References Cited (Backward Citations)

US3460007A Cited
US3558374A Cited
US3607449A Cited
US3548233A Cited
US3717507A Cited
US3664896A Cited
US3764413A Cited
US3775191A Cited
US3928095A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1980-12-19 1981-06-20 1981-12-20 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1984-12-19 1985-06-20 1985-12-20 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1988-12-19 1989-06-20 1989-12-20 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag