Patent US4054900A successfully refreshed from Google Patents.
US4054900A
Expired / Lapsed
US
⏱️ 0.0 years remaining
I.I.L. with region connecting base of double diffused injector to substrate/emitter of switching transistor
Assignee: Toshiba Corp
•
Filing: 1975-12-24
•
Granted: 1977-10-18
•
Expires: 1995-12-24
Abstract
Abstract An integrated injection logic semiconductor device which comprises an N type semiconductor substrate; a P type semiconductor layer superposed on the N type semiconductor substrate; a first N type region formed in the P type semiconductor layer; a second N type region formed in the P type semiconductor layer; and a P type region formed in the first N type region, wherein the first N type region is connected to the N type semiconductor substrate through an N type connector region formed between the first N type region and N type semiconductor substrate.
Inventors
- 👤 Yukuya Tokumaru
- 👤 Masanori Nakai
- 👤 Satoshi Shinozaki
- 👤 Junichi Nakamura
- 👤 Shintaro Ito
- 👤 Yoshio Nishi
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 15:14
CPC Classifications
H; H10; H10D; H10D84/00; H10D84/60; H10D84/65
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
180 words
An integrated injection logic semiconductor device which comprises a one conductivity type semiconductor substrate; an opposite type semiconductor layer superposed on said semiconductor substrate and having a lower impurity concentration that the semiconductor substrate; a first one conductivity type region formed in said opposite conductivity type semiconductor layer; an opposite conductivity type region formed in said first one conductivity type region; at least one second region of one conductivity type formed in said opposite conductivity type semiconductor layer; and a connector region of one conductivity type formed in said opposite conductivity type semiconductor layer disposed only beneath and more heavily doped than said first one conductivity type region for connection between said first one conductivity type region and said one conductivity type semiconductor substrate through a part of said first one conductivity region, wherein said opposite conductivity type region, said first one conductivity type region, and said opposite conductivity type semiconductor layer jointly constitute a lateral transistor and said one conductivity type substrate, said opposite type semiconductor layer and said second one conductivity type region collectively form a vertical transistor.
Claim 2
Dependent Claim
180 words
An integrated injection logic semiconductor device which comprises a one conductivity type semiconductor substrate; an opposite type semiconductor layer superposed on said semiconductor substrate and having a lower impurity concentration that the semiconductor substrate; a first one conductivity type region formed in said opposite conductivity type semiconductor layer; an opposite conductivity type region formed in said first one conductivity type region; at least one second region of one conductivity type formed in said opposite conductivity type semiconductor layer; and a connector region of one conductivity type formed in said opposite conductivity type semiconductor layer disposed only beneath and more heavily doped than said first one conductivity type region for connection between said first one conductivity type region and said one conductivity type semiconductor substrate through a part of said first one conductivity region, wherein said opposite conductivity type region, said first one conductivity type region, and said opposite conductivity type semiconductor layer jointly constitute a lateral transistor and said one conductivity type substrate, said opposite type semiconductor layer and said second one conductivity type region collectively form a vertical transistor.
Claim 3
Dependent Claim
26 words
The semiconductor device according to claim 1, wherein an ohmic contact region is formed in said opposite conductivity type semiconductor layer with the same conductivity type.
Claim 4
Dependent Claim
209 words
An integrated injection logic semiconductor device, which comprises a one conductivity type semiconductor substrate; an opposite conductivity type semiconductor layer superposed on said semiconductor substrate and having a lower impurity concentration than the semiconductor substrate; a first one conductivity type region formed in said opposite conductivity type semiconductor layer; opposite conductivity type region formed in said first one conductivity type region; at least one second region of one conductivity type formed in said opposite conductivity type semiconductor layer; an insulation separating region surrounding said first and second one conductivity type regions penetrating said opposite conductivity type semiconductor layer to contact said one conductivity type semiconductor substrate; and a connector region of one conductivity type formed in said opposite conductivity type semiconductor layer disposed beneath and more heavily doped than said first one conductivity type region for connection between said first one conductivity type region and said one conductivity type semiconductor substrate through a part of said first one conductivity type region, wherein said opposite conductivity type region, said first one conductivity type region, and said opposite conductivity type semiconductor layer jointly constitute a lateral transistor and said one conductivity type substrate, said opposite conductivity type semiconductor layer and said second one conductivity type region collectively form a vertical transistor.
Claim 5
Dependent Claim
209 words
An integrated injection logic semiconductor device, which comprises a one conductivity type semiconductor substrate; an opposite conductivity type semiconductor layer superposed on said semiconductor substrate and having a lower impurity concentration than the semiconductor substrate; a first one conductivity type region formed in said opposite conductivity type semiconductor layer; opposite conductivity type region formed in said first one conductivity type region; at least one second region of one conductivity type formed in said opposite conductivity type semiconductor layer; an insulation separating region surrounding said first and second one conductivity type regions penetrating said opposite conductivity type semiconductor layer to contact said one conductivity type semiconductor substrate; and a connector region of one conductivity type formed in said opposite conductivity type semiconductor layer disposed beneath and more heavily doped than said first one conductivity type region for connection between said first one conductivity type region and said one conductivity type semiconductor substrate through a part of said first one conductivity type region, wherein said opposite conductivity type region, said first one conductivity type region, and said opposite conductivity type semiconductor layer jointly constitute a lateral transistor and said one conductivity type substrate, said opposite conductivity type semiconductor layer and said second one conductivity type region collectively form a vertical transistor.
Claim 6
Dependent Claim
21 words
The semiconductor device according to claim 3, wherein an ohmic contact region is formed in said opposite conductivity type semiconductor layer.
Claim 7
Dependent Claim
158 words
An integrated injection logic semiconductor device, which comprises an N type semiconductor substrate; a P type semiconductor layer superposed on said N type semiconductor substrate and having a lower impurity concentration than the semiconductor substrate; a first N type region formed in said P type semiconductor layer; a P type region formed in said first N type region; at least one second N type region formed in said P type semiconductor layer; and an N + type connector region formed in said P type semiconductor layer disposed beneath said first N type region for connection between said first N type region and said N type semiconductor substrate through a part of said first N type region, wherein said P type region, said first N type region, and said P type semiconductor layer jointly constitute a lateral transistor and said N type substrate, said P type semiconductor layer and said second N type region collectively form a vertical transistor.
Claim 8
Dependent Claim
158 words
An integrated injection logic semiconductor device, which comprises an N type semiconductor substrate; a P type semiconductor layer superposed on said N type semiconductor substrate and having a lower impurity concentration than the semiconductor substrate; a first N type region formed in said P type semiconductor layer; a P type region formed in said first N type region; at least one second N type region formed in said P type semiconductor layer; and an N + type connector region formed in said P type semiconductor layer disposed beneath said first N type region for connection between said first N type region and said N type semiconductor substrate through a part of said first N type region, wherein said P type region, said first N type region, and said P type semiconductor layer jointly constitute a lateral transistor and said N type substrate, said P type semiconductor layer and said second N type region collectively form a vertical transistor.
Claim 9
Dependent Claim
24 words
The semiconductor device according to claim 5, wherein said first N type region has a higher impurity concentration than said P type semiconductor layer.
Claim 10
Dependent Claim
23 words
The semiconductor device according to claim 5, wherein an ohmic contact region of P type is formed in said P type semiconductor layer.
References Cited (Backward Citations)
US3736477A
Cited
DE2224574A1
Cited
GB1398862A
Cited
DE2512737A1
Cited
US3947865A
Cited
US3982266A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1980-10-17 | 1981-04-18 | 1981-10-18 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1984-10-17 | 1985-04-18 | 1985-10-18 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1988-10-17 | 1989-04-18 | 1989-10-18 | $7700.00 | Window Closed / Lapsed |