US4014002A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Data acquisition and transfer system
Assignee: United States Department of the Navy
•
Filing: 1976-04-05
•
Granted: 1977-03-22
•
Expires: 1996-04-05
Abstract
Abstract A self-clocking binary data acquisition and transfer system in which each t of any data stream is divided into four time periods such that both 0 and 1 data bits are high during the first time period and a 0 will go low after the first time period and a 1 will be low after the third time period. The first, second and third time periods are used for transmission of information and the fourth for initialization.
Inventors
- 👤 John F. Tucker
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-25 12:52
CPC Classifications
H; H04; H04L; H04L25/00; H04L25/38; H04L25/40; H04L25/49; H04L25/4902
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
145 words
A data communication system for serially transferring binary data between a first and second location comprising: a. parallel to serial shift registers for receiving data in parallel form, b. timing control circuit means for generating a sequence of timing signals, c. data encoder circuit means coupled to the output of said parallel to serial shift registers and to said timing control circuit means for encoding data as a binary zero if the transition from a low to a high to a low is one clock pulse width in time and a binary one if the transition from a low to a high to a low is three clock pulse width in time, d. receiver circuit means for receiving said encoded data and having start pulse detector means for detecting the beginning of a data word and information detector means for detecting the presence of data.
Claim 2
Dependent Claim
145 words
A data communication system for serially transferring binary data between a first and second location comprising: a. parallel to serial shift registers for receiving data in parallel form, b. timing control circuit means for generating a sequence of timing signals, c. data encoder circuit means coupled to the output of said parallel to serial shift registers and to said timing control circuit means for encoding data as a binary zero if the transition from a low to a high to a low is one clock pulse width in time and a binary one if the transition from a low to a high to a low is three clock pulse width in time, d. receiver circuit means for receiving said encoded data and having start pulse detector means for detecting the beginning of a data word and information detector means for detecting the presence of data.
Claim 3
Dependent Claim
43 words
The system of claim 1 and further comprising counter circuit means for counting the number of bits and providing a gate signal at a predetermined count to prevent data transmission for four clock pulses indicating the ending and starting of a data word.
Claim 4
Dependent Claim
32 words
the system of claim 2 wherein said start pulse detector means is responsive to the absence of a signal transition for four clock pulses for generating a start of data word signal.
Claim 5
Dependent Claim
30 words
The system of claim 2 wherein said information detector is responsive to a transition from low to high to initiate a counter to determine the middle of a data word.
Claim 6
Dependent Claim
38 words
The system of claim 4 wherein said encoded data is fed to a data transmission gate which allows data to be transmitted except for the four clock pulse period indicating the ending and starting of a data word.
Claim 7
Dependent Claim
38 words
The system of claim 5 wherein said start pulse detector includes a counter which is always reset before it reaches a preset count where there is a transition during a time duration of three clock pulses or less.
Claim 8
Dependent Claim
27 words
The system of claim 6 wherein said receiver includes shift registers and latches for receiving the detected data and storing only when indicated as the data transmitted.
Claim 9
Dependent Claim
28 words
The system of claim 7 wherein said start pulse detector determines when a start pulse has occurred and indicates a valid word is present in the shift register.
Claim 10
Dependent Claim
27 words
The system of claim 8 wherein said information detector provides a clocking pulse to said shift registers to shift indicated valid data to said latches for storage.
References Cited (Backward Citations)
US3268824A
Cited
US3601537A
Cited
US3622807A
Cited
US3983325A
Cited
US3894246A
Cited
US3967062A
Cited
US3967061A
Cited
US3953674A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1980-03-21 | 1980-09-20 | 1981-03-22 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1984-03-21 | 1984-09-20 | 1985-03-22 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1988-03-21 | 1988-09-20 | 1989-03-22 | $7700.00 | Window Closed / Lapsed |