Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
133 words
An expanded memory microprocessing system comprising: a plurality of microprogram memory pages, each page therein for storing a plurality of addressable microinstructions; a microprogrammable microprocessor for sequentially executing microinstructions, said microprocessor having a single address register of size sufficient to address only a single microprogram memory page, means for designating a particular microprogram memory page in said plurality of pages, and an instruction register for receiving microinstructions prior to the executing thereof; means connecting said plurality of memory pages with said address register for addressing in parallel all pages in said plurality of pages; means external to said microprocessor and responsive to said designating means for enabling said particular page designated thereby; and means for fetching an addressed microinstruction from an enabled page and for transferring said addressed microinstruction to said instruction register.
Claim 2
Dependent Claim
133 words
An expanded memory microprocessing system comprising: a plurality of microprogram memory pages, each page therein for storing a plurality of addressable microinstructions; a microprogrammable microprocessor for sequentially executing microinstructions, said microprocessor having a single address register of size sufficient to address only a single microprogram memory page, means for designating a particular microprogram memory page in said plurality of pages, and an instruction register for receiving microinstructions prior to the executing thereof; means connecting said plurality of memory pages with said address register for addressing in parallel all pages in said plurality of pages; means external to said microprocessor and responsive to said designating means for enabling said particular page designated thereby; and means for fetching an addressed microinstruction from an enabled page and for transferring said addressed microinstruction to said instruction register.
Claim 3
Dependent Claim
103 words
The expanded memory microprocessing system according to claim 1 wherein each page in said plurality of pages includes a read enable input; said means for designating provides a serial designation of said particular microprogram memory page; and said means responsive to said designating means for enabling said particular page includes a serial to parallel transfer register for converting said serial designation into a parallel designation, and a decoder inputted by said parallel designation and outputted to all pages in said plurality of pages for providing an enabling signal to said read enable input of said particular page designated by said means for designating.
Claim 4
Dependent Claim
33 words
The expanded memory microprocessing system according to claim 2 wherein said microprocessor further includes means for sequentially activating in order said means for designating, said means for enabling, and said means for addressing.
Claim 5
Dependent Claim
27 words
The expanded memory microprocessing system according to claim 3 wherein said means for fetching and for transferring transfers said addressed microinstruction in parallel to said instruction register.
Claim 6
Dependent Claim
33 words
The expanded memory microprocessing system according to claim 1 wherein said microprocessor further includes means for sequentially activating in order said means for designating, said means for enabling, and said means for addressing.
Claim 7
Dependent Claim
49 words
The expanded memory microprocessing system according to claim 5 wherein each page in said plurality of pages includes a read enable input; and said means for enabling includes means for providing an enable signal to said read enable input of said particular page designated by said means for designating.
Claim 8
Dependent Claim
27 words
The expanded memory microprocessing system according to claim 6 wherein said means for fetching and for transferring transfers said addressed microinstruction in parallel to said instruction register.