Method of manufacturing a semiconductor device

Claim 1

A method of manufacturing a semiconductor device containing a plurality of field effect transistors comprising a semiconductor body, each of said field effect transistors comprising two spaced surface zones of one conductivity type which extend in a region of the opposite conductivity type adjoining a surface of the semiconductor body, said surface zones constituting source and drain zones of the field effect transistor having at least one insulated gate electrode and defining in the opposite type region under the gate electrode a channel region wherein carriers can be caused to flow from source to drain, comprising providing an oxidation masking pattern which includes a material other than a semiconductor oxide over at least the channel region and introducing impurities into the semiconductor body to form the said surface source and drain zones, selectively oxidizing the semiconductor surface in apertures in the oxidation masking the pattern to form a thick patterned oxide layer inset in the semiconductor body at least over a part of its thickness and covering at least part of each of the said source and drain zones, thereafter forming a thinner section of the inset oxide layer present above at least part of said drain zone by removing part of the inset oxide layer thickness, forming a conductive layer on the surface of at least part of the thinner section of the inset oxide layer to serve as an electrode of a capacitance whose other electrode is formed by the drain zone whereby the capacitance is maximized, forming a conductive layer over the channel to constitute a gate electrode, said gate electrode being formed to extend over a portion of the thick oxide layer remaining on the said source zone whereby source-gate overlap capacitance is minimized, and making connections to the field effect transistors and capacitors.

Claim 2

A method of manufacturing a semiconductor device containing a plurality of field effect transistors comprising a semiconductor body, each of said field effect transistors comprising two spaced surface zones of one conductivity type which extend in a region of the opposite conductivity type adjoining a surface of the semiconductor body, said surface zones constituting source and drain zones of the field effect transistor having at least one insulated gate electrode and defining in the opposite type region under the gate electrode a channel region wherein carriers can be caused to flow from source to drain, comprising providing an oxidation masking pattern which includes a material other than a semiconductor oxide over at least the channel region and introducing impurities into the semiconductor body to form the said surface source and drain zones, selectively oxidizing the semiconductor surface in apertures in the oxidation masking the pattern to form a thick patterned oxide layer inset in the semiconductor body at least over a part of its thickness and covering at least part of each of the said source and drain zones, thereafter forming a thinner section of the inset oxide layer present above at least part of said drain zone by removing part of the inset oxide layer thickness, forming a conductive layer on the surface of at least part of the thinner section of the inset oxide layer to serve as an electrode of a capacitance whose other electrode is formed by the drain zone whereby the capacitance is maximized, forming a conductive layer over the channel to constitute a gate electrode, said gate electrode being formed to extend over a portion of the thick oxide layer remaining on the said source zone whereby source-gate overlap capacitance is minimized, and making connections to the field effect transistors and capacitors.

Claim 6

A method of manufacturing a semiconductor device containing a plurality of field effect transitors comprising a semiconductor body, each of said field effect transistors comprising two spaced surface zones of one conductivity type which extend in a region of the opposite conductivity type adjoining a surface of the semiconductor body, said surface zones constituting source and drain zones of the field effect transistor having at least one insulated gate electrode and defining in the opposite type region under the gate electrode a channel region wherein carriers can be caused to flow from source to drain, comprising providing an oxidation masking pattern which includes a material other than a semiconductor oxide over at least the channel region and introducing impurities into the semiconductor body to form the said surface source and drain zones, selectively oxidizing the semiconductor surface in apertures in the oxidation masking pattern to form a thick patterned oxide layer inset in the semiconductor body at least over a part of its thickness and covering at least part of each of the said source and drain zones, thereafter forming a thinner section of the inset oxide layer present above at least part of said drain zone by removing the entire thickness of that section of the inset layer and thereafter forming a fresh thinner insulating layer at the area, forming a conductive layer on the surface of at least part of the thinner section of the inset oxide layer to serve as an electrode of a capacitance whose other electrode is formed by the drain zone whereby the capacitance is maximized, forming a conductive layer over the channel to constitute a gate electrode, said gate electrode being formed to extend over a portion of the thick oxide layer remaining on the said source zone whereby source-gate overlap capacitance is minimized, and making connections to the field effect transistors and capacitors.

Claim 7

A method of manufacturing a semiconductor device containing a plurality of field effect transitors comprising a semiconductor body, each of said field effect transistors comprising two spaced surface zones of one conductivity type which extend in a region of the opposite conductivity type adjoining a surface of the semiconductor body, said surface zones constituting source and drain zones of the field effect transistor having at least one insulated gate electrode and defining in the opposite type region under the gate electrode a channel region wherein carriers can be caused to flow from source to drain, comprising providing an oxidation masking pattern which includes a material other than a semiconductor oxide over at least the channel region and introducing impurities into the semiconductor body to form the said surface source and drain zones, selectively oxidizing the semiconductor surface in apertures in the oxidation masking pattern to form a thick patterned oxide layer inset in the semiconductor body at least over a part of its thickness and covering at least part of each of the said source and drain zones, thereafter forming a thinner section of the inset oxide layer present above at least part of said drain zone by removing the entire thickness of that section of the inset layer and thereafter forming a fresh thinner insulating layer at the area, forming a conductive layer on the surface of at least part of the thinner section of the inset oxide layer to serve as an electrode of a capacitance whose other electrode is formed by the drain zone whereby the capacitance is maximized, forming a conductive layer over the channel to constitute a gate electrode, said gate electrode being formed to extend over a portion of the thick oxide layer remaining on the said source zone whereby source-gate overlap capacitance is minimized, and making connections to the field effect transistors and capacitors.