Patent US3967059A successfully refreshed from Google Patents.
← Back to Patent Explorer
US3967059A Expired / Lapsed US ⏱️ 0.0 years remaining

Bi-directional logic system

Assignee: Unisys Corp
•
Filing: 1975-02-05
•
Granted: 1976-06-29
•
Expires: 1995-02-05
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A fast acting bi-directional transmission system for use in the transfer of data from one location to another in either direction. When the transmitter at either end of the transmission line accepts the flow of data for transmission to the other end of the line, it automatically enables the transmission system, temporarily blocks the transmission of data from the other end of the transmission system and transmits data from the transmitting port to the receiving port.

Inventors

  • 👤 Harry W. Moore, III
  • 👤 Richard R. McGee

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-25 03:52
CPC Classifications
H; H04; H04L; H04L5/00; H04L5/14; H04L5/16

Claims Analysis

Total Claims: 7
Claim 1
Independent Claim 446 words
A fast acting bi-directional data transmission system comprising: a first input-output port having at least two stable states representative of a quiescent state and a transmitting or receiving state, a second input-output port having at least two stable states representative of a quiescent state and a transmitting or receiving state, first blocking means comprising first and second inputs and an output, said first input being coupled to said second input-output port for indicating its quiescent state or its data transmitting state, said second input being connected to said first input-output port for receiving data signals and for generating a first delayed data signal at said output when said first input is indicative of a quiescent state, second blocking gate means having first and second inputs and an output, said first input being coupled to said first input-output port for indicating its quiescent state or its data transmitting state, said second input being connected to said second input-output port for receiving data signals and for generating a second delayed data signal at said output when said first input is indicative of a quiescent state, first drive means comprising a first drive gate delay and a first drive gate, said first drive gate having a first input connected to the output of said first drive gate delay and a second input coupled to the output of said first blocking gate means for receiving said first delayed data signal, said output of said first drive gate being connected to said second input-output port, wherein, data signals simultaneously applied to said first blocking gate and said drive gate delay are transmitted from said first drive gate means to said second input-output port when said second input-output port is in its quiescent state, second drive means comprising a second drive gate delay and a second drive gate, said second drive gate having a first input connected to the output of said second drive gate delay and a second input coupled to the output of said second blocking gate means for receiving said second delayed data signal, said output of said second drive gate being connected to said first intput-output port, wherein, data signals simultaneously applied to said second blocking gate and said second drive gate delay are transmitted from said second drive gate means to said first input-output port when said first input-output port is in its quiescent state, whereby, data signals applied to a transmitting port at either end of said bi-directional transmission line first automatically enables the drive means connected thereto, then disables the transmission of data signals from other end of said bi-directional transmission line and then transmits data signals from the transmitting port to the receiving port.
Claim 2
Dependent Claim 446 words
A fast acting bi-directional data transmission system comprising: a first input-output port having at least two stable states representative of a quiescent state and a transmitting or receiving state, a second input-output port having at least two stable states representative of a quiescent state and a transmitting or receiving state, first blocking means comprising first and second inputs and an output, said first input being coupled to said second input-output port for indicating its quiescent state or its data transmitting state, said second input being connected to said first input-output port for receiving data signals and for generating a first delayed data signal at said output when said first input is indicative of a quiescent state, second blocking gate means having first and second inputs and an output, said first input being coupled to said first input-output port for indicating its quiescent state or its data transmitting state, said second input being connected to said second input-output port for receiving data signals and for generating a second delayed data signal at said output when said first input is indicative of a quiescent state, first drive means comprising a first drive gate delay and a first drive gate, said first drive gate having a first input connected to the output of said first drive gate delay and a second input coupled to the output of said first blocking gate means for receiving said first delayed data signal, said output of said first drive gate being connected to said second input-output port, wherein, data signals simultaneously applied to said first blocking gate and said drive gate delay are transmitted from said first drive gate means to said second input-output port when said second input-output port is in its quiescent state, second drive means comprising a second drive gate delay and a second drive gate, said second drive gate having a first input connected to the output of said second drive gate delay and a second input coupled to the output of said second blocking gate means for receiving said second delayed data signal, said output of said second drive gate being connected to said first intput-output port, wherein, data signals simultaneously applied to said second blocking gate and said second drive gate delay are transmitted from said second drive gate means to said first input-output port when said first input-output port is in its quiescent state, whereby, data signals applied to a transmitting port at either end of said bi-directional transmission line first automatically enables the drive means connected thereto, then disables the transmission of data signals from other end of said bi-directional transmission line and then transmits data signals from the transmitting port to the receiving port.
Claim 3
Dependent Claim 36 words
A fast-acting bi-directional data transmission system as set forth in claim 1 which further includes delay means connected between the output of said blocking gate means and said second input to said drive gate coupled thereto.
Claim 4
Dependent Claim 28 words
A fast-acting bi-directional data transmission system as set forth in claim 1 wherein said drive gate means each comprise a three input NAND gate having an uncommitted input.
Claim 5
Dependent Claim 25 words
A fast-acting bi-directional data transmission system as set forth in claim 2 wherein said blocking gate means each consist of a two input NOR gate.
Claim 6
Dependent Claim 20 words
A fast-acting bi-directional transmission system as set forth in claim 2 wherein said delay means comprise a plurality of inverters.
Claim 7
Dependent Claim 43 words
A fast-acting bi-directional data transmission system as set forth in claim 3 which further includes a control line connected as an enabling input to the uncommitted input of said drive gate means for enabling one of a plurality of bi-directional data transmission systems.

References Cited (Backward Citations)

US3581006A Cited
US3571512A Cited
US3843834A Cited
US3769525A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1979-06-29 1979-12-29 1980-06-29 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1983-06-29 1983-12-29 1984-06-29 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1987-06-29 1987-12-29 1988-06-29 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag