Patent US3932845A successfully refreshed from Google Patents.
← Back to Patent Explorer
US3932845A Expired / Lapsed US ⏱️ 0.0 years remaining

Specialized digital computer with divided memory and arithmetic units

Assignee: Thales SA
•
Filing: 1974-01-22
•
Granted: 1976-01-13
•
Expires: 1994-01-22
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A specialized digital computer, adapted to carry out a specific and delimited range of functions with respect to its application, comprises separate and functionally different stores including: a program store, an input-output buffer store, a permanent-data store and a working store. The computer further comprises a long-operation arithmetic unit and a short-operation arithmetic unit which may operate simultaneously. It may also comprise circuits intended for making program branches by indirect addressing and also self-checking circuits of high efficiency.

Inventors

  • 👤 Alain Beriot

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-26 13:44
CPC Classifications
G; G11; G11C; G11C29/00; G11C29/04; G11C29/08; G11C29/12; G11C29/38; G11C29/42; G06; G06F; G06F13/00; G06F13/14; G06F13/16; G06F9/00; G06F9/06; G06F9/30; G06F9/30003; G06F9/30007; G06F9/3001; G06F9/38; G06F9/3885

Claims Analysis

Total Claims: 8
Claim 1
Independent Claim 107 words
A digital computer comprising: memory means including a program store and additional storage means, said program store being provided with a timing input; calculating means including a short-operation arithmetic unit and a long-operation arithmetic unit, said additional storage means being addressable by said program store for reading out instructions for said calculating means; multiplexing means inserted between said additional storage means and said calculating means for selectively directing said instructions to said short-operation and long-operation arithmetic units under the control of said program store; and clock means connected to said timing input for triggering said program store into correlated activation of said memory, multiplexing and calculating means.
Claim 2
Dependent Claim 107 words
A digital computer comprising: memory means including a program store and additional storage means, said program store being provided with a timing input; calculating means including a short-operation arithmetic unit and a long-operation arithmetic unit, said additional storage means being addressable by said program store for reading out instructions for said calculating means; multiplexing means inserted between said additional storage means and said calculating means for selectively directing said instructions to said short-operation and long-operation arithmetic units under the control of said program store; and clock means connected to said timing input for triggering said program store into correlated activation of said memory, multiplexing and calculating means.
Claim 3
Dependent Claim 73 words
A computer as defined in claim 1 wherein said additional storage means includes an on-off store with an output connection and with a transfer connection for data read out only from said short-operation arithmetic unit, said multiplexing means including an ancillary multiplexer with outside input connections and with a feedback branch from said output connection for selectively loading said short-operation arithmetic unit with external instructions and with the contents of said on-off store.
Claim 4
Dependent Claim 83 words
A computer as defined internal address channel originating at said claim 2 wherein said additional storage means further includes a buffer store with internal and external data-input channels, internal and external address channels, and internal and external data-output channels, said internal data-input channel originating at said calculating means, said originating at said program store, said internal data-output channel terminating at said multiplexing means, further comprising switchover means for alternately connecting said internal and said external data-input and address channels to said buffer store.
Claim 5
Dependent Claim 53 words
A computer as defined in claim 3 wherein said program store is provided with a selection channel for carrying branching instructions via said multiplexing means to said calculating means, further comprising changeover means for switching said timing input from said clock means to said internal data-input channel during emission of said branching instructions.
Claim 6
Dependent Claim 30 words
A computer as defined in claim 3 wherein said additional storage means further includes a read-only store for permanent data and a working store loadable from said internal data-input channel.
Claim 7
Dependent Claim 32 words
A computer as defined in claim 5, further comprising test means for systematically reading out the contents of said memory means to said calculating means for checking the performance of said stores.
Claim 8
Dependent Claim 51 words
A computer as defined in claim 6 wherein said test means comprises checking circuits connected to receive the contents of said program store and said read-only store for transmission to said calculating means via said multiplexing means, and address-indexing circuits connected to address inputs of said buffer, working and on-off stores.

References Cited (Backward Citations)

US3348210A Cited
US3594732A Cited
US3697734A Cited
US3760171A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1979-01-12 1979-07-14 1980-01-13 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1983-01-12 1983-07-14 1984-01-13 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1987-01-12 1987-07-14 1988-01-13 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag