Patent EP0193987A1 successfully refreshed from Google Patents.
← Back to Patent Explorer
US3855577A Expired / Lapsed US ⏱️ 0.0 years remaining

Power saving circuit for calculator system

Assignee: Texas Instruments Inc
•
Filing: 1973-06-11
•
Granted: 1974-12-17
•
Expires: 1993-06-11
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Disclosed is a calculator system of the type implemented on semiconductor chips and featuring selectively de-energible decoders comprised preferably of programmable logic arrays of decoder circuits which are utilized only for a non-periodic and/or periodic fraction of the total operating time and deenergized for power savings except when needed to decode, for example, instruction words.

Inventors

  • 👤 J Vandierendonck

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-23 03:37
CPC Classifications
G; G06; G06F; G06F15/00; G06F15/76; G06F15/78; G06F15/7839; G06F15/7864; Y; Y02; Y02D; Y02D10/00

Claims Analysis

Total Claims: 9
Claim 1
Independent Claim 216 words
In a data processing system of the type having an instruction memory for storing and providing instruction words, an arithmetic logic unit and a control unit therefor for processing data in response to instruction words and system timing, data storage for storing data, and means for communicating the stored data to said arithmetic logic unit in response to instruction words, and further having decoder means coupled to the arithmetic logic unit, said decoder means having a plurality of input lines and a plurality of output lines disposed to form a matrix, said output lines coupled to a reference potential for establishing a first logic voltage level thereon, said decoder means further having a first plurality of switching means arrayed at the intersections of said matrix for switching the voltage level on selective output lines from said first logic level to a second logic voltage level in response to signals during a first period on said input lines, the improvement comprising a second switching means for periodically coupling said reference potential to said output lines in response to a gating signal, and means coordinated with said system timing for selectively generating said gating signal to said switching means, whereby the nonselection of said potential inhibits any output signals from said decoder so as to conserve system power.
Claim 2
Dependent Claim 216 words
In a data processing system of the type having an instruction memory for storing and providing instruction words, an arithmetic logic unit and a control unit therefor for processing data in response to instruction words and system timing, data storage for storing data, and means for communicating the stored data to said arithmetic logic unit in response to instruction words, and further having decoder means coupled to the arithmetic logic unit, said decoder means having a plurality of input lines and a plurality of output lines disposed to form a matrix, said output lines coupled to a reference potential for establishing a first logic voltage level thereon, said decoder means further having a first plurality of switching means arrayed at the intersections of said matrix for switching the voltage level on selective output lines from said first logic level to a second logic voltage level in response to signals during a first period on said input lines, the improvement comprising a second switching means for periodically coupling said reference potential to said output lines in response to a gating signal, and means coordinated with said system timing for selectively generating said gating signal to said switching means, whereby the nonselection of said potential inhibits any output signals from said decoder so as to conserve system power.
Claim 3
Dependent Claim 18 words
The data processing system according to claim 1 wherein said second switching means is a gated load device.
Claim 4
Dependent Claim 28 words
The data processing system according to claim 1 wherein said second switching means comprises a load device and a transistor switching element serially connected to said load device.
Claim 5
Dependent Claim 67 words
The data processing system according to claim 3 and including keyboard input means for inputting data and function commands into said system, and display output means for displaying data from said data storage, wherein said instruction and data memories, said arithmetic logic unit, said control unit and said decoder means are implemented in at least one semiconductor, field-effect type integrated circuit chip to comprise a calculator system.
Claim 6
Dependent Claim 48 words
The data processing system according to claim 1 and including input gating means for selectively coupling said input signals to and holding input signals on said input lines in response to other system timing signals, said first period less than the period of said other system timing signals.
Claim 7
Dependent Claim 194 words
In a data processing system of the type having an instruction memory for storing and providing instruction words, an arithmetic logic unit and a control unit therefor for processing data in response to instruction words and system timing, data storage for storing data, and means for communicating the stored data to said arithmetic logic unit in response to instruction words, and further having decoder means coupled to the arithmetic logic unit, said decoder means having a plurality of input lines and a plurality of output lines disposeD to form a matrix, said output lines coupled to a reference potential for establishing a first logic voltage level thereon, said decoder means further having a first plurality of switching means arrayed at the intersections of said matrix for switching the voltage level on selective output lines from said first logic level to a second logic voltage level in response to signals on said input lines, the method of operating said decoder means comprising the steps of: a. generating input data on said input lines throughout a time period; and b. periodically decoupling said reference potential from all said output lines during portions of said time period.
Claim 8
Dependent Claim 194 words
In a data processing system of the type having an instruction memory for storing and providing instruction words, an arithmetic logic unit and a control unit therefor for processing data in response to instruction words and system timing, data storage for storing data, and means for communicating the stored data to said arithmetic logic unit in response to instruction words, and further having decoder means coupled to the arithmetic logic unit, said decoder means having a plurality of input lines and a plurality of output lines disposeD to form a matrix, said output lines coupled to a reference potential for establishing a first logic voltage level thereon, said decoder means further having a first plurality of switching means arrayed at the intersections of said matrix for switching the voltage level on selective output lines from said first logic level to a second logic voltage level in response to signals on said input lines, the method of operating said decoder means comprising the steps of: a. generating input data on said input lines throughout a time period; and b. periodically decoupling said reference potential from all said output lines during portions of said time period.
Claim 9
Dependent Claim 44 words
The method according to claim 6 wherein said reference potential is serially connected to said output lines by a transistor switching means having conductive and non-conductive states, and said step of selectively decoupling comprises the step of rendering said transistor switching means periodically non-conductive.

References Cited (Backward Citations)

US3688280A Cited
US3764833A Cited
US3740730A Cited
US3736569A Cited
US3736574A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1977-12-16 1978-06-17 1978-12-17 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1981-12-16 1982-06-17 1982-12-17 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1985-12-16 1986-06-17 1986-12-17 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag