← Back to Patent Explorer
US3783389A Expired / Lapsed US ⏱️ 0.0 years remaining

Median frequency generator

Assignee: United States Department of the Army
•
Filing: 1972-05-31
•
Granted: 1974-01-01
•
Expires: 1992-05-31
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract The median frequency generator linearly adds two input signals having the same amplitude to obtain a third signal having a frequency equal to the median of the frequencies of the two input signals, an amplitude which varies with time, and a phase which reverses at a frequency equal to the difference in the frequencies of the input signals. Timing pulses are generated by a flip-flop in synchronism with the phase reversals and are used as gating signals to invert the phase reversed portions of the third signal to produce the median frequency output signal.

Inventors

  • 👤 F Gutleber

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-09 14:19
CPC Classifications
H; H03; H03B; H03B21/00

Claims Analysis

Total Claims: 6
Claim 1
Independent Claim 164 words
A device for generating an output signal having a frequency which is the median of the frequencies of a pair of original input signals comprising; adder means for receiving said original input signals and for generating a sum signal having a frequency equal to said median frequency and phase reversal points occurring at a frequency equal to one-half the difference between the frequencies of said input signals; zero level detector means connected to the output of said adder means for detecting all of the zero level locations of said sum signals; phase reversal discriminating means connected to the output of said zero level detector means for detecting the locations of those zero levels in which a phase reversal occurs and for generating timing signals in response thereto; and transmitting means including phase reversal means responsive to said timing signal for selectively inverting the phase of said sum signal to remove said phase reversal points and for transmitting said sum signal at said median frequency.
Claim 2
Independent Claim 164 words
A device for generating an output signal having a frequency which is the median of the frequencies of a pair of original input signals comprising; adder means for receiving said original input signals and for generating a sum signal having a frequency equal to said median frequency and phase reversal points occurring at a frequency equal to one-half the difference between the frequencies of said input signals; zero level detector means connected to the output of said adder means for detecting all of the zero level locations of said sum signals; phase reversal discriminating means connected to the output of said zero level detector means for detecting the locations of those zero levels in which a phase reversal occurs and for generating timing signals in response thereto; and transmitting means including phase reversal means responsive to said timing signal for selectively inverting the phase of said sum signal to remove said phase reversal points and for transmitting said sum signal at said median frequency.
Claim 3
Dependent Claim 35 words
The device according to claim 1 and wherein said zero level detector means comprises means for generating a rectangular wave having a polarity equal to and in phase with the polarity of said sum signal.
Claim 4
Independent Claim 299 words
A device for generating an output signal having a frequency which is the median of the frequencies of a pair of original input signals comprising; first adder means for receiving said original input signals and for generating a sum signal having a frequency equal to said median frequency and phase reversal points occurring at a frequency equal to one-half the difference between the frequencies of said input signals; rectangular wave generating means connected to the output of said first adder means for generating a rectangular wave having leading and trailing edges in phase with the zero levels of said sum signal and having polarities in phase and equal to the polarities of said sum signal; delay means connected to the output of said rectangular wave generating means for delaying one-half cycle the output thereof; second adder means for linearly adding the outputs of said rectangular wave generating means and said delay means for producing a series of timing pulses; bistable multivibrator means including trigger means and a two-state complementary output means; said trigger means including a positive clipper means and a negative clipper means the input of each connected to the output of said second adder means; the output of said negative clipper means connected to the input of a first inverter means; a third adder means having one input connected to the output of said positive clipper means and a second input connected to the output of said inverter means; the output of said second adder means connected to the input of said two state complementary output means for changing the state thereof; and transmitting means including phase reversal means responsive to the outputs of said two state complementary output means for selectively inverting portions of said rectangular wave for transmitting said rectangular wave at said median frequency.
Claim 5
Independent Claim 299 words
A device for generating an output signal having a frequency which is the median of the frequencies of a pair of original input signals comprising; first adder means for receiving said original input signals and for generating a sum signal having a frequency equal to said median frequency and phase reversal points occurring at a frequency equal to one-half the difference between the frequencies of said input signals; rectangular wave generating means connected to the output of said first adder means for generating a rectangular wave having leading and trailing edges in phase with the zero levels of said sum signal and having polarities in phase and equal to the polarities of said sum signal; delay means connected to the output of said rectangular wave generating means for delaying one-half cycle the output thereof; second adder means for linearly adding the outputs of said rectangular wave generating means and said delay means for producing a series of timing pulses; bistable multivibrator means including trigger means and a two-state complementary output means; said trigger means including a positive clipper means and a negative clipper means the input of each connected to the output of said second adder means; the output of said negative clipper means connected to the input of a first inverter means; a third adder means having one input connected to the output of said positive clipper means and a second input connected to the output of said inverter means; the output of said second adder means connected to the input of said two state complementary output means for changing the state thereof; and transmitting means including phase reversal means responsive to the outputs of said two state complementary output means for selectively inverting portions of said rectangular wave for transmitting said rectangular wave at said median frequency.
Claim 6
Dependent Claim 115 words
A device according to claim 3 wherein said transmitting means includes; a second inverter means connected to the output of said rectangular wave generating means for inverting said rectangular wave; first and second transmission gate means each having a transmission input and a gating input and having said transmission inputs thereof connected to the outputs of said second inverter meaNs and said rectangular wave generating means respectively for transmitting said rectangular wave and said inverted rectangular wave respectively upon receiving a pulse at said gating inputs; and said gating inputs connected to the outputs of said two state complementary output means whereby said transmission gates alternately transmit said rectangular wave and said inverted rectangular wave.

References Cited (Backward Citations)

US2866092A Cited
US2920289A Cited
US2992326A Cited
US3333205A Cited
US3449669A Cited
US3517216A Cited
US3601705A Cited
US3648071A Cited
US3656003A Cited
US3639779A Cited
US3701026A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1976-12-31 1977-07-02 1978-01-01 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1980-12-31 1981-07-02 1982-01-01 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1984-12-31 1985-07-02 1986-01-01 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag