Patent US2310232A successfully refreshed from Google Patents.
Patent US3767486A successfully refreshed from Google Patents.
US3767486A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Double epitaxial method for fabricating complementary integrated circuit
Assignee: Hitachi Ltd
•
Filing: 1972-03-20
•
Granted: 1973-10-23
•
Expires: 1992-03-20
Abstract
Abstract A process for fabricating integrated circuit devices wherein a P type and N type epitaxial layer are successively formed on a P type semiconductor substrate having a high impurity concentration N type buried region at a predetermined surface portion, P type impurities are selectively diffused thru said N type layer to isolate portions of said N type layer with at least one isolated portion overlying said buried region, wherein during the thermal treatment for said diffusion, N type impurities outdiffusing from said buried region convert the overlying portion of said P type layer to N type. Subsequent selective diffusions are carried out to produce complementary devices.
Inventors
- 👤 I Imaizumi
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 16:44
CPC Classifications
H; H10; H10D; H10D84/00; H10D84/60; H10D84/67; H10D84/673; H10D84/01; H10D84/0112; H10D84/0119; H10D84/0121; H10D84/02; H10D84/03; H10D84/038; Y; Y10; Y10S; Y10S148/00; Y10S148/037; Y10S148/085; Y10S148/098; Y10S148/151
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
309 words
A method for making a semiconductor integrated circuit device comprising: a. preparing a semiconductor substrate of a first conductivity type having a major face; b. forming a semiconductive buried region of a second conductivity type opposite to the first conductivity type having a high impurity concentration in said substrate adjacent to the major surface thereof at a predetermined zone; c. epitaxially growing a first semiconductive epitaxial layer of the first conductivity type on the major face of said substrate; d. epitaxially growing a second semiconductive epitaxial layer of the second conductivity type on said first epitaxial layer; e. forming at least one semiconductive separating region of the first conductivity type by diffusing an impurity through said second epitaxial layer to reach said first epitaxial layer so as to divide said second epitaxial layer into at least a first and a second separated regions, wherein the impurity of said buried region is diffused through said first epitaxial layer into said second epitaxial layer so as to form an inversion region of the second conductivity type in said first epitaxial layer, said first separated region being formed so as to overlie said inversion region; f. forming a first surface diffused region of the first conductivity type in said first separated region; g. forming a second surface diffused region of the second conductivity type in said first surface diffused region thereby forming a first transistor structure with said first separated region and said first and second surface diffused regions functioning respectively As the collector, base and emitter; and h. forming a third surface diffused region of the first conductivity type in said second separated region thereby forming a second transistor structure different in type from that of said first transistor structure with said substrate, said second separated region and said third surface diffused region serving respectively as the collector, base and emitter.
Claim 2
Dependent Claim
42 words
A method for making a semiconductor integrated circuit device according to claim 2, wherein said first and third surface diffused regions of the first conductivity type are diffused simultaneously during the same heat treatment in said first and second separated regions, respectively.
Claim 3
Independent Claim
251 words
A method for forming at least one separated semiconductive single crystal region having a high impurity concentration region at the bottom thereof, comprising: a. preparing a semiconductor substrate of a first conductivity type having a major face; b. forming a semiconductive buried region of a second conductivity type opposite to the first conductivity type containing an impurity of the second conductivity type with a high impurity concentration in said substrate adjoining the major face thereof in a predetermined area; c. growing a first semiconductive single crystal layer of the first conductivity type on the major face of said substrate so as to overlie said buried region; d. growing a second semiconductive single crystal layer of the second conductivity type on said first layer; and e. diffusing an impurity of the first conductivity type into said second layer from the upper face thereof so as to pass therethrough and to reach said first layer by a thermal treatment during which the impurity of the second conductivity type contained in said buried region is concurrently diffused into said layer from the bottom thereof so as to pass therethrough and to reach said second layer, the impurity of the first conductivity type diffused into said second layer forming a separating inversion region of the first conductivity type for separating from said second layer a separated region thereof to which said buried region is integrally connected by an inversion region which is formed with the impurity diffused into said first layer from said buried region.
Claim 4
Independent Claim
284 words
A method for making a transistor comprising the steps of: a. preparing a semiconductor substrate of a first conductivity type having a major face; b. forming a semiconductive buried region of a second conductivity type opposite to the first conductivity type containing an impurity of the second conductivity type with a high impurity concentration in said substrate adjoining the major face thereof; c. growing a first semiconductive single crystal layer of the first conductivity type having a low impurity concentration on the major face of said substrate so as to overlie said buried region; d. growing a second semiconductive single crystal layer of the second conductivity type on said first layer; e. diffusing an impurity of the first conductivity type into said second layer from the upper face thereof through said first layer so as to form therewith a separating region of the first conductivity type and to reach said first layer by a thermal treatment during which the impurity of the second conductivity type contained in said buried region is concurrently diffused into said first layer from the bottom thereof so as to form an inversion region of the second conductivity type through said first layer and to reach said second layer, said separating region separating from said second layer a separated region thereof and said inversion region integrally connecting said buried region to said separated region; f. forming a first surface region of the first conductivity type in said separated region; and g. forming a second surface region of the second conductivity type in said first surface region to thereby form a transistor structure with said separated region and said first and second suRface regions functioning, respectively, as collector, base and emitter.
Claim 5
Independent Claim
334 words
A method for making complementary transistors comprising the steps of: a. preparing a semiconductor substrate of a first conductivity type having a major face; b. forming a semiconductive buried region of a second conductivity type opposite to the first conductivity type having a high impurity concentration in said substrate adjoining the major face thereof; c. growing a first semiconductive single crystal layer of the first conductivity type having a low impurity concentration on the major face of said substrate so as to overlie said buried region; d. growing a second semiconductive single crystal layer of the second conductivity type on said first layer; e. forming a semiconductive separating region of the first conductivity type in said second layer by diffusing an impurity into said second layer so as to extend through said second layer from the upper face thereof to said first layer and to thereby divide said second layer into a first separated region overlying said buried region and a second separated region; f. forming a second semiconductive surface region of the first conductivity type in said first separated region; g. forming a secnd semiconductor surface region of the second conductivity type in said first surface region to thereby form a first transistor structure with said first separated region and said first and second surface regions functioning, respectively, as collector, base and emitter; and h. forming a third semiconductor surface region of the first conductivity type in said second separated region to thereby form a second transistor structure different in type from that of said first transistor structure with said substrate as well as said first layer, said second separated region and said third surface region functioning, respectively, as collector, base and emitter; a portion of the impurity of the second conductivity type contained in said buried region being extended through said first layer and reaching said first separated region during the step of forming said separating region to thereby form an inversion region of the second conductivity type through said first layer.
Claim 6
Dependent Claim
55 words
A method for making complementary transistors according to claim 6, wherein said first and third surface regions of the first conductivity type are formed in said first and second separated regions, respectively, during the same thermal treatment for forming the same, to thereby give to said first and third surface regions substantially the same thickness.
References Cited (Backward Citations)
US3458367A
Cited
US3370995A
Cited
US3404450A
Cited
US3481801A
Cited
US3473977A
Cited
US3440503A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1976-10-22 | 1977-04-23 | 1977-10-23 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1980-10-22 | 1981-04-23 | 1981-10-23 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1984-10-22 | 1985-04-23 | 1985-10-23 | $7700.00 | Window Closed / Lapsed |