← Back to Patent Explorer
US3272989A Expired / Lapsed US ⏱️ 0.0 years remaining

Integrated electrical circuit

Assignee: RCA Corp
•
Filing: 1963-12-17
•
Granted: 1966-09-13
•
Expires: 1983-12-17
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 Michael E Sekely

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-23 23:48
CPC Classifications
H; H03; H03K; H03K17/00; H03K17/51; H03K17/56; H03K17/687; H03H; H03H11/00; H03H11/46; H03H11/48; H10; H10D; H10D84/00; H10D84/80; H10D84/811; H10D84/813; H10W; H10W20/00; H10W20/40; H10W20/497

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 119 words
AN INTEGRATED CIRCUIT COMPRISING IN COMBINATION: A SEMICONDUCTOR DEVICE HAVING INPUT, COMMON AND CONTROL ELECTRODES FORMED ON A SUBSTRATE OF SEMICONDUCTOR MATERIAL; A PAIR OF INPUT TERMINALS FOR APPLYING AN INPUT SIGNAL VOLTAGE V1, A PHASE SHIFTING NETWORK FORMED ON SAID SUBSTRATE AND CONNECTED BETWEEN SAID INPUT TERMINALS FOR DERIVING A VOLTAGE V2 HAVING A PHASE AND $ WITH RESPECT TO SAID INPUT VOLTAGE V1, SAID PHASE SHIFTING NETWORK INCLUDING RESISTIVE CIRCUIT MEANS AND CAPACITVE CIRCUIT MEANS, MEANS FOR CONNECTING SAID INPUT AND COMMON ELECTRODES TO SAID PAIR OF INPUT TERMINALS, AND CIRCUIT MEANS COUPLED TO SAID CONTROL ELECTRODE FOR APPLYING SAID VOLTAGE V2 SO THAT THE NET CURRENT FLOWING THROUGH SAID INPUT TERMINALS LAGS SAID INPUT VOLTAGE V1.
Claim 2
Dependent Claim 119 words
AN INTEGRATED CIRCUIT COMPRISING IN COMBINATION: A SEMICONDUCTOR DEVICE HAVING INPUT, COMMON AND CONTROL ELECTRODES FORMED ON A SUBSTRATE OF SEMICONDUCTOR MATERIAL; A PAIR OF INPUT TERMINALS FOR APPLYING AN INPUT SIGNAL VOLTAGE V1, A PHASE SHIFTING NETWORK FORMED ON SAID SUBSTRATE AND CONNECTED BETWEEN SAID INPUT TERMINALS FOR DERIVING A VOLTAGE V2 HAVING A PHASE AND $ WITH RESPECT TO SAID INPUT VOLTAGE V1, SAID PHASE SHIFTING NETWORK INCLUDING RESISTIVE CIRCUIT MEANS AND CAPACITVE CIRCUIT MEANS, MEANS FOR CONNECTING SAID INPUT AND COMMON ELECTRODES TO SAID PAIR OF INPUT TERMINALS, AND CIRCUIT MEANS COUPLED TO SAID CONTROL ELECTRODE FOR APPLYING SAID VOLTAGE V2 SO THAT THE NET CURRENT FLOWING THROUGH SAID INPUT TERMINALS LAGS SAID INPUT VOLTAGE V1.

References Cited (Backward Citations)

US3070762A Cited
US3174112A Cited
US3160835A Cited
US3165708A Cited
US3170126A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1969-09-12 1970-03-14 1970-09-13 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1973-09-12 1974-03-14 1974-09-13 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1977-09-12 1978-03-14 1978-09-13 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag