← Back to Patent Explorer
EP0403368A1 Expired / Lapsed EP ⏱️ 0.0 years remaining

Method of fabricating an integrated circuit with a double implanted field-effect transistor

Assignee: Commissariat à l'Énergie Atomique et Aux Énergies Alternatives
•
Filing: 1990-06-12
•
Granted: —
•
Expires: 2010-06-12
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Translated from French Après formation de l'oxyde de champ (54) dans un substrat (52) en silicium, de l'oxyde de grille (56) et de la grille (58a) en silicium polycristallin du transistor, on effectue une oxydation thermique (59) de la structure puis le dépôt d'une couche protec­trice (62) en silicium ; on forme ensuite des espaceurs (66) isolants sur les flancs de la grille et un masque (68) de photolithographie pourvu d'une ouverture (69) à l'emplacement prévu pour le transistor ; on effectue une première implantation ionique (70) pour former les source et drain (72, 74) ; on élimine les espa­ceurs ; on effectue une seconde implantation ionique (76) pour former les doubles jonctions (78, 80) ; enfin, on élimine le masque puis la couche protectrice. After formation of the field oxide (54) in a silicon substrate (52), of the gate oxide (56) and of the gate (58a) of polycrystalline silicon of the transistor, thermal oxidation (59) is carried out. of the structure then the deposition of a protective layer (62) of silicon; then isolating spacers (66) are formed on the sides of the grid and a photolithography mask (68) provided with an opening (69) at the location provided for the transistor; a first ion implantation (70) is carried out to form the source and drain (72, 74); the spacers are eliminated; a second ion implantation (76) is carried out to form the double junctions (78, 80); finally, remove the mask and then the protective layer.

Inventors

  • 👤 Joel Hartmann

Bibliographic Details

Application Number —
Jurisdiction EP
Data Source google_patents
Last Synchronized 2026-10-27 20:41
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/01; H10D30/021; H10D30/0223; H10D30/0227; H10D30/60

Claims Analysis

Total Claims: 0
No claims parsed yet. Click Sync Now above to re-index claims from Google Patents.

References Cited (Backward Citations)

US4011576A Cited
EP0216053A2 Cited
EP0216052A2 Cited
EP0244607A1 Cited
US4753898A Cited

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag