Patent EP0159617A1 successfully refreshed from Google Patents.
← Back to Patent Explorer
EP0159617A1 Expired / Lapsed EP ⏱️ 0.0 years remaining

Method of producing highly integrated MOS field-effect transistors

Assignee: Siemens AG
•
Filing: 1985-04-10
•
Granted: —
•
Expires: 2005-04-10
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Translated from German Die Erfindung betrifft ein Verfahren zum Herstellen von hochintegrierten MOS-Feldeffekttransistoren, bei dem zur Verminderung der Unterdiffusion der implantierten Source/Drain-Bereiche (9, 19) unter die Gatefläche (4) die Gate-Flanken mit einer Oxidschicht (spacer oxide) versehen werden. Erfindungsgemäß wird dazu eine vorzugsweise aus Bor-Phosphor-Silikatglas bestehende Maskierungsschicht (7) vor der Source/Drain-Ionen-Implantation (8) durch CVD aufgebracht und die Dicke dieser Schicht (7) so eingestellt, daß eine Ionen-Implantation (8) in einem definierten Abstand vom Gate (4) in der oberflächennahen Zone (1) gerade noch stattfindet, an den Gatekanten (4), bedingt durch das dickere Flankenoxid, aber unterbleibt. Das Verfahren wird verwendet bei der Herstellung von NMOS-, PMOS- und CMOS-Schaltungen und erzielt Bauelemente mit großen Schaltgeschwindigkeiten in hoher Packungsdichte. The invention relates to a method for producing highly integrated MOS field effect transistors, in which the gate flanks are provided with an oxide layer (spacer oxide) to reduce the underdiffusion of the implanted source / drain regions (9, 19) under the gate surface (4) . According to the invention, a masking layer (7), preferably made of boron-phosphorus-silicate glass, is applied by CVD before the source / drain ion implantation (8) and the thickness of this layer (7) is adjusted such that an ion implantation (8) at a defined distance from the gate (4) in the zone (1) close to the surface just takes place, at the gate edges (4), due to the thicker side oxide, but does not occur. The method is used in the manufacture of NMOS, PMOS and CMOS circuits and achieves devices with high switching speeds in high packing density.

Inventors

  • 👤 Ulrich Dr. Schwabe
  • 👤 Erwin P. Dr. Jacobs
  • 👤 Franz Dr. Neppl

Bibliographic Details

Application Number —
Jurisdiction EP
Data Source google_patents
Last Synchronized 2026-11-02 10:08
CPC Classifications
H; H10; H10P; H10P30/00; H10P30/20; H10P30/202; H10P30/204; H10D; H10D30/00; H10D30/01; H10D30/021; H10D30/0223; H10D30/0227; H10D30/60; H10D62/00; H10D62/10; H10D62/13; H10D62/149; H10D62/151; H10P30/21; H10P30/212; H10P30/28; H10P76/00; H10P76/40; H10P76/408; H10P76/4085; H10P95/00; Y; Y10; Y10S; Y10S148/00; Y10S148/082; Y10S148/133

Claims Analysis

Total Claims: 0
No claims parsed yet. Click Sync Now above to re-index claims from Google Patents.

References Cited (Backward Citations)

US4204894A Cited
EP0035598A2 Cited
US4356623A Cited
US4356623B1 Cited
EP0054117A1 Cited
EP0081999A2 Cited
EP0090318A2 Cited

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag