Patent US7633323B2 successfully refreshed from Google Patents.
US7633323B2
Active / In Force
US
⏱️ 0.7 years remaining
Delayed locked loop
Assignee: Mimirip LLC
•
Filing: 2007-06-29
•
Granted: 2009-12-15
•
Expires: 2027-06-29
Abstract
Abstract A delay locked loop is disclosed which includes a clock selector for selecting and outputting any one of normal-phase and reverse-phase external clocks in response to a clock selection information signal, a first delay line for delaying an output signal from the clock selector by a predetermined amount of time, a second delay line for delaying an inverted version of an output signal from the first delay line by a predetermined amount of time, and a phase mixer for mixing a phase of the output signal from the first delay line and a phase of an output signal from the second delay line and outputting an internal clock having a corrected duty cycle as a result of the mixing.
Inventors
- 👤 Hye Young Lee
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 11:56
CPC Classifications
H; H03; H03L; H03L7/00; H03L7/06; H03L7/08; H03L7/085; H03L7/087; H03L7/07; H03L7/081; H03L7/0812
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
101 words
A delay locked loop comprising: a first transfer gate for transferring a clock selection information signal in response to enable signals of the delayed locked loop; a first latch for latching an output signal from the first transfer gate; a second transfer gate for transferring an output signal from the first latch in response to the enable signals of the delayed locked loop; a second latch for latching an output signal from the second transfer gate; and a third transfer gate for transferring a normal-phase external clock or reverse-phase external clock in response to an output signal from the second latch.
Claim 2
Dependent Claim
101 words
A delay locked loop comprising: a first transfer gate for transferring a clock selection information signal in response to enable signals of the delayed locked loop; a first latch for latching an output signal from the first transfer gate; a second transfer gate for transferring an output signal from the first latch in response to the enable signals of the delayed locked loop; a second latch for latching an output signal from the second transfer gate; and a third transfer gate for transferring a normal-phase external clock or reverse-phase external clock in response to an output signal from the second latch.
Claim 3
Dependent Claim
92 words
The delay locked loop according to claim 1 , further comprising: a first delay line for delaying an output signal from the third transfer gate by a predetermined time; a second delay line for delaying an output signal from the first delay line by a predetermined time; and a phase mixer for mixing a phase of the output signal from the first delay line and a phase of an output signal from the second delay line and outputting an internal clock having a corrected duty cycle as a result of the mixing.
Claim 4
Dependent Claim
35 words
The delay locked loop according to claim 2 , wherein the first transfer gate transfers the clock selection information signal to the first latch when the enable signals of the delay locked loop are deactivated.
Claim 5
Dependent Claim
37 words
The delayed locked loop according to claim 2 , wherein the second transfer gate transfers the output signal from the first latch to the second latch when the enable signals of the delay locked loop are activated.
Claim 6
Dependent Claim
51 words
The delay locked loop according to claim 2 , further comprising a clock selector including an n-channel metal oxide semiconductor (NMOS) driver connected between the second transfer gate and the second latch for outputting a signal having a predetermined logic level to the second latch in response to a reset signal.
References Cited (Backward Citations)
US6518807B1
Cited
US6677792B2
Cited
US6917229B2
Cited
KR20040095981A
Cited
KR20060000086A
Cited
US20060001463A1
Cited
US7161397B2
Cited
US20070046347A1
Cited
US7282974B2
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2012-12-14 | 2013-06-15 | 2013-12-15 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2016-12-14 | 2017-06-15 | 2017-12-15 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2020-12-14 | 2021-06-15 | 2021-12-15 | $7700.00 | Window Closed / Lapsed |