US7622364B2
Expired / Lapsed
US
⏱️ 0.0 years remaining
Bond pad for wafer and package for CMOS imager
Assignee: SmartSens Technology Cayman Inc
•
Filing: 2006-08-18
•
Granted: 2009-11-24
•
Expires: 2026-08-18
Abstract
Abstract An electronic packaging having at least one bond pad positioned on a chip for effectuating through-wafer connections to an integrated circuit. The electronic package is equipped with an edge seal between the bond pad region and an active circuit region, and includes a crack stop, which is adapted to protect the arrangement from the entry of deleterious moisture and combination into the active regions of the chip containing the bond pads.
Inventors
- 👤 James W. Adkisson
- 👤 Jeffrey P. Gambino
- 👤 Mark D. Jaffe
- 👤 Richard J. Rassel
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-02 03:52
CPC Classifications
H; H10; H10W; H10W42/00; H10W42/121; H10W72/00; H10W72/01; H10W72/019; H10W20/00; H10W20/40; H10W72/90; H10W72/921; H10W72/923; H10W72/931; H10W72/932; H10W72/951; H10W72/952; H10W74/00; H10W74/10; H10W74/111; H10W74/129
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
165 words
A method of forming an electronic package including a semiconductor chip having a plurality of electrically connected layers arranged on a substrate and at least one bond pad positioned on an upper surface of said semiconductor chip, wherein said method comprises equipping said electronic package with structure extending between said at least one bond pad and said substrate for protecting electrical connections and components contained therein from an ingress of moisture and contaminants, wherein said protective structure includes an edge seal and a crack stop each forming a ring-shaped arrangement extending in a mutually spaced relationship about the periphery of said at least one bond pad, wherein the at least one bond pad comprises a bond pad array, and wherein said peripheral crack stop extends externally about said bond pad array, and said edge seal extends interiorly of said bond pad array; and wherein a through-via for packaging leads extends though said substrate layer and active layers of said semiconductor chip to said bond pads.
Claim 2
Independent Claim
165 words
A method of forming an electronic package including a semiconductor chip having a plurality of electrically connected layers arranged on a substrate and at least one bond pad positioned on an upper surface of said semiconductor chip, wherein said method comprises equipping said electronic package with structure extending between said at least one bond pad and said substrate for protecting electrical connections and components contained therein from an ingress of moisture and contaminants, wherein said protective structure includes an edge seal and a crack stop each forming a ring-shaped arrangement extending in a mutually spaced relationship about the periphery of said at least one bond pad, wherein the at least one bond pad comprises a bond pad array, and wherein said peripheral crack stop extends externally about said bond pad array, and said edge seal extends interiorly of said bond pad array; and wherein a through-via for packaging leads extends though said substrate layer and active layers of said semiconductor chip to said bond pads.
Claim 3
Dependent Claim
34 words
A method as claimed in claim 1 , wherein said edge seat extends partially about an edge portion of the respective bond pads in an active layer, which is located on said substrate layer.
Claim 4
Dependent Claim
71 words
A method as claimed in claim 1 , wherein said bond pad array is located on said substrate layer, and at least one probe pad comprises a top layer of said electronic package, said edge seal having an upper portion and a lower portion so as to facilitate connection of said bond pads to an interior of said semiconductor chip in the absence of being electrically connected to said edge seal.
Claim 5
Dependent Claim
32 words
A method as claimed in claim 1 , wherein said edge seal and crack stop inhibit the ingress of moisture and contaminants from a rear edge and sides of said electronic package.
Claim 6
Dependent Claim
34 words
A method as claimed in claim 4 , wherein said crack stop prevents the propagation of cracks and fissures into said electronic package resulting from dicing cuts separating said semiconductor chip from a wafer.
References Cited (Backward Citations)
US5594895A
Cited
US5739587A
Cited
US7187742B1
Cited
US20040251970A1
Cited
US20050026397A1
Cited
WO2006000929A2
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2012-11-23 | 2013-05-25 | 2013-11-24 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2016-11-23 | 2017-05-25 | 2017-11-24 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2020-11-23 | 2021-05-25 | 2021-11-24 | $7700.00 | Window Closed / Lapsed |