Patent US7375590B2 successfully refreshed from Google Patents.
US7375590B2
Expired / Lapsed
US
⏱️ 0.0 years remaining
Single-ended input to differential-ended output low noise amplifier implemented with cascode and cascade topology
Assignee: Richwave Technology Corp
•
Filing: 2006-03-15
•
Granted: 2008-05-20
•
Expires: 2026-03-15
Abstract
Abstract A low noise amplifier has the properties of low noise figure and high gain under a high-frequency operation. The low noise amplifier includes a first transistor, a first inductive impedance, a first gate voltage source, a matching circuit, an input, a second inductive impedance, a second transistor, a first capacitive impedance, a second gate voltage source, a third transistor, a third gate voltage source, a second capacitive impedance, a first impedance, a second impedance, a direct current source, a first output, a second output, a first resistor, a second resistor, a third resistor, a first bulk voltage source, a second bulk voltage source, and a third bulk voltage source.
Inventors
- 👤 Jiong-Guang Su
- 👤 Tsyr-Shyang Liou
- 👤 Ja-Hao Chen
- 👤 Chih-Wei Chen
- 👤 Shao-Hua Chen
- 👤 Han-Hau Wu
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 13:19
CPC Classifications
H; H03; H03F; H03F1/00; H03F1/26; H03F3/00; H03F3/45; H03F3/45071; H03F3/45076; H03F3/4508; H03F3/45085; H03F3/45089; H03F3/45179; H03F3/45183; H03F2200/00; H03F2200/372; H03F2200/534; H03F2203/00; H03F2203/45; H03F2203/45316; H03F2203/45332
Claims Analysis
Total Claims: 18
Claim 1
Independent Claim
291 words
A single-ended input to differential-ended output low noise amplifier implemented with cascode and cascade topology, the low noise amplifier comprising: a first transistor; a first inductive impedance having a first terminal connected to the source of the first transistor, and a second terminal coupled to ground; a first gate voltage source coupled to the gate of the first transistor; a matching circuit having a first terminal coupled to the gate of the first transistor; an input coupled to a third terminal of the matching circuit; a second inductive impedance having a first terminal connected to the drain of the first transistor; a second transistor, the source of the second transistor connected to a second terminal of the second inductive impedance; a first capacitive impedance having a first terminal connected to the drain of the first transistor, and a second terminal connected to the gate of the second transistor; a second gate voltage source coupled to the gate of the second transistor; a third transistor, the source of the third transistor connected to the drain of the first transistor; a third gate voltage source coupled to the gate of the third transistor; a second capacitive impedance having a first terminal connected to the gate of the third transistor, and a second terminal connected to ground; a first output impedance having a first terminal connected to the drain of the second transistor; a second output impedance having a first terminal connected to the drain of the third transistor; a direct current voltage source connected to a second terminal of the first impedance and a second terminal of the second impedance; a first output connected to the drain of the second transistor; and a second output connected to the drain of the third transistor.
Claim 2
Dependent Claim
291 words
A single-ended input to differential-ended output low noise amplifier implemented with cascode and cascade topology, the low noise amplifier comprising: a first transistor; a first inductive impedance having a first terminal connected to the source of the first transistor, and a second terminal coupled to ground; a first gate voltage source coupled to the gate of the first transistor; a matching circuit having a first terminal coupled to the gate of the first transistor; an input coupled to a third terminal of the matching circuit; a second inductive impedance having a first terminal connected to the drain of the first transistor; a second transistor, the source of the second transistor connected to a second terminal of the second inductive impedance; a first capacitive impedance having a first terminal connected to the drain of the first transistor, and a second terminal connected to the gate of the second transistor; a second gate voltage source coupled to the gate of the second transistor; a third transistor, the source of the third transistor connected to the drain of the first transistor; a third gate voltage source coupled to the gate of the third transistor; a second capacitive impedance having a first terminal connected to the gate of the third transistor, and a second terminal connected to ground; a first output impedance having a first terminal connected to the drain of the second transistor; a second output impedance having a first terminal connected to the drain of the third transistor; a direct current voltage source connected to a second terminal of the first impedance and a second terminal of the second impedance; a first output connected to the drain of the second transistor; and a second output connected to the drain of the third transistor.
Claim 3
Dependent Claim
25 words
The low noise amplifier of claim 1 wherein the first transistor, the second transistor, and the third transistor are N-type metal oxide semiconductors field-effect transistor.
Claim 4
Dependent Claim
23 words
The low noise amplifier of claim 2 wherein the bulk of the first transistor is connected to the source of the first transistor.
Claim 5
Dependent Claim
39 words
The low noise amplifier of claim 2 wherein the bulk of the second transistor is connected to the source of the second transistor, and the bulk of the third transistor is connected to the source of the third transistor.
Claim 6
Dependent Claim
24 words
The low noise amplifier of claim 1 wherein the bulk of the first transistor is connected to ground or a direct current voltage source.
Claim 7
Dependent Claim
40 words
The low noise amplifier of claim 1 wherein the bulk of the second transistor is connected to ground or a direct current voltage source, and the bulk of the third transistor is connected to ground or a direct voltage source.
Claim 8
Dependent Claim
61 words
The low noise amplifier of claim 2 further comprising: a first resistor connected to the gate of the first transistor and the first gate voltage source; a second resistor connected to the gate of the second transistor and the second gate voltage source; and a third resistor connected to the gate of the third transistor and the third gate voltage source.
Claim 9
Dependent Claim
25 words
The low noise amplifier of claim 1 wherein the first transistor, the second transistor, and the third transistor are NPN bipolar junction transistors (NPN BJT).
Claim 10
Dependent Claim
299 words
A single-ended input to a differential-ended output low noise amplifier implemented with cascode and cascade topology, the low noise amplifier comprising: a first transistor; a first inductive impedance having a first terminal connected to the drain of the first transistor; a first gate voltage source coupled to the gate of the first transistor; a matching circuit having a first terminal coupled to the gate of the first transistor; an input coupled to a second terminal of the matching circuit; a second inductive impedance having a first terminal connected to the source of the first transistor; a second transistor, the drain of the second transistor connected to the second terminal of the second inductive impedance; a first capacitive impedance having a first terminal connected to the source of the first transistor, and a second terminal connected to the gate of the second transistor; a second gate voltage source coupled to the gate of the second transistor; a third transistor, the drain of the third transistor connected to the source of the first transistor; a third gate voltage source coupled to the gate of the third transistor; a second capacitive impedance having a first terminal connected to the gate of the third transistor; a first impedance having a first terminal connected to the source of the second transistor, and a second terminal connected to ground; a second impedance having a first terminal connected to the source of the third transistor, and a second terminal connected to ground; a direct current voltage source connected to a second terminal of the first inductive impedance, a third terminal of the matching circuit, and a second terminal of the second capacitive impedance; a first output connected to the source of the second transistor; and a second output connected to the source of the third transistor.
Claim 11
Dependent Claim
299 words
A single-ended input to a differential-ended output low noise amplifier implemented with cascode and cascade topology, the low noise amplifier comprising: a first transistor; a first inductive impedance having a first terminal connected to the drain of the first transistor; a first gate voltage source coupled to the gate of the first transistor; a matching circuit having a first terminal coupled to the gate of the first transistor; an input coupled to a second terminal of the matching circuit; a second inductive impedance having a first terminal connected to the source of the first transistor; a second transistor, the drain of the second transistor connected to the second terminal of the second inductive impedance; a first capacitive impedance having a first terminal connected to the source of the first transistor, and a second terminal connected to the gate of the second transistor; a second gate voltage source coupled to the gate of the second transistor; a third transistor, the drain of the third transistor connected to the source of the first transistor; a third gate voltage source coupled to the gate of the third transistor; a second capacitive impedance having a first terminal connected to the gate of the third transistor; a first impedance having a first terminal connected to the source of the second transistor, and a second terminal connected to ground; a second impedance having a first terminal connected to the source of the third transistor, and a second terminal connected to ground; a direct current voltage source connected to a second terminal of the first inductive impedance, a third terminal of the matching circuit, and a second terminal of the second capacitive impedance; a first output connected to the source of the second transistor; and a second output connected to the source of the third transistor.
Claim 12
Dependent Claim
25 words
The low noise amplifier of claim 9 wherein the first transistor, the second transistor, and the third transistor are P-type metal oxide semiconductors field-effect transistor.
Claim 13
Dependent Claim
23 words
The low noise amplifier of claim 10 wherein the bulk of the first transistor is connected to the source of the first transistor.
Claim 14
Dependent Claim
39 words
The low noise amplifier of claim 10 wherein the bulk of the second transistor is connected to the source of the second transistor, and the bulk of the third transistor is connected to the source of the third transistor.
Claim 15
Dependent Claim
24 words
The low noise amplifier of claim 9 wherein the bulk of the first transistor is connected to ground or a direct current voltage source.
Claim 16
Dependent Claim
41 words
The low noise amplifier of claim 9 wherein the bulk of the second transistor is connected to ground or a direct current voltage source, and the bulk of the third transistor is connected to ground or a direct current voltage source.
Claim 17
Dependent Claim
61 words
The low noise amplifier of claim 10 further comprising: a first resistor connected to the gate of the first transistor and the first gate voltage source; a second resistor connected to the gate of the second transistor and the second gate voltage source; and a third resistor connected to the gate of the third transistor and the third gate voltage source.
Claim 18
Dependent Claim
25 words
The low noise amplifier of claim 9 wherein the first transistor, the second transistor, and the third transistor are PNP bipolar junction transistors (PNP BJT).
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2011-05-20 | 2011-11-19 | 2012-05-20 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2015-05-20 | 2015-11-19 | 2016-05-20 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2019-05-20 | 2019-11-19 | 2020-05-20 | $7700.00 | Window Closed / Lapsed |